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Problem Description
Continuous downscaling of CMOS technologies provides new challenges and op-
portunities for energy efficient analog circuits. The main goal for this thesis is
to design energy efficient LNAs in nanoscale CMOS technologies for application
in medical ultrasound imaging. These amplifiers should be used to sense signals
from capacitive micromachined ultrasound transducers. A complete design at-
tempt with specification, transistor schematic, layout and verification should be
performed. Ultrasound specific features as single-ended to differential conversion
and variable gain should also be implemented. Activities in the project include:
• Based on a specification, improve and expand earlier attempts on intravas-
cular LNAs in 40 nm bulk CMOS.
• Design a similar LNA in 28 nm CMOS.
• Verify their performance.
• Compare the two technologies with each other and with previous attempts.
Assignment given: 17. January 2014. Supervisor: Trond Ytterdal, IET.

Abstract
Intravascular ultrasound imaging has during the last decades become an impor-
tant tool for diagnosis and treatment of coronary diseases. A transition to three-
dimensional imaging would drastically improve image quality of this technique,
but this transition also comes with several complexity challenges. One way to meet
these challenges is by integrating more functionality into the ultrasound catheter.
This large scale integration requires a new generation of ultrasound circuitry with
tiny power consumption and area footprint in order to fit everything into a tiny
catheter. An important part of this circuitry is the analog front-end, which often
limit performance in signal processing systems. The trade off between power con-
sumption, speed and noise performance make front-end design a challenging task.
In addition should capacitive micromachined ultrasound transducers be interfaced
in an optimal way.
This thesis presents design of low noise amplifiers in two nanoscale CMOS tech-
nologies, aimed for use in integrated three-dimensional intravascular ultrasound
systems at 5 MHz. Nanoscale technologies has tempting properties in the digital
domain, but poses some challenges in analog applications. Focus has been put
on designing robust and energy efficient amplifiers with small footprints and good
enough performance. By using gm/Id as an optimization tool, a minimum power
consumption was achieved. This resulted in a power consumption of 20.5 µW,
signal-to-noise-ratio of 40.7 dB and noise figure of 10.5 dB for a 40 nm bulk
CMOS technology. A 28 nm FD-SOI technology achieved a power consumption
of 16.0 µW, signal-to-noise-ratio of 39.1 dB and noise figure of 9.26 dB. These
amplifiers were fitted into layout areas of 88 and 150 (µm)2 respectively, and par-
asitic extraction was performed to verify performance.
A key in this solution was to use a common-gate-common-source amplifier with
feedback biasing. Feedback biasing was made possible through use of compact
high resistance subthreshold diodes and area efficient moscap capacitors. This
resulted in amplifiers with both small variability and small footprint. Variable gain
was implemented in order to enable time-gain-compensation that handles the large
dynamic range from ultrasound echoes. Single-ended to differential conversion in
the amplifier enabled use of a differential analog-to-digital converter behind the
amplifier, which is also an important part of the front-end.
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Sammendrag
Intravaskulær ultralydavbildning har i løpet av de siste tiårene blitt et viktig verk-
tøy for å oppdage og behandle karsykdommer. En overgang til tredimensjonal av-
bildning vil føre til en markant forbedring av bildekvaliteten på denne teknikken,
men denne overgangen innebærer også mange kompleksitetsutfordringer. En måte
å løse disse utfordringene på er ved å integrere mer funksjonalitet i selve ultraly-
dkateteret. Slik storskala integrasjon krever en ny generasjon av veldig små ul-
tralydkretser med lavt strømforbruk hvis det skal være mulig å få plass til alt i et
tynt kateter. En viktig del av disse kretsene er det analoge grensesnittet som ofte
begrenser ytelsen i slike signalprosesseringssystemer. Avveiningen mellom strøm-
forbruk, båndbredde og støyegenskaper gjør design av dette til en utfordrende opp-
gave. I tillegg må grensesnittet tilpasses de kapasitive ultralydtranduserene som
brukes.
Denne avhandlingen presenterer utforming og simulering av lavstøyforsterkere i to
CMOS teknologier med nanostørrelse transistorer. Disse forsterkerene er bereg-
net på bruk i et integrert ultralydsystem som gjør tredimensjonal intravaskulær
avbildning på 5 MHz. Teknologier med nanostørrelse har fristende egenskaper i
det digitale domenet, men innfører samtidig en del analoge utfordringer. Fokus i
oppgaven har vært å utforme robuste og energieffektive forsterkere med liten stør-
relse og god nok ytelse. Ved å bruke gm/Id som et optimaliseringsverktøy var
det mulig å oppnå minimalt strømforbruk. Dette resulterte i et strømforbruk på
20.5 µW, signal-til-støy-forhold på 40.7 dB og støyfigur på 10.5 dB for en 40 nm
bulk CMOS-teknologi. En 28 nm FD-SOI teknologi oppnådde et strømforbruk
på 16.0 µW, signal-til-støy-forhold på 39.1 dB og støyfigur på 9.26 dB. Disse
forsterkerne oppnådde en fysisk størrelse på henholdsvis 88 og 150 (µm)2, og
ekstraksjon av parasitter fra utlegg ble brukt for å bekrefte de øvrige resultatene.
Kjernen i denne løsningen var å bruke en common-gate-common-source forsterker
med tilbakekoblingsbiasering. Tilbakekoblingsbiasering ble muliggjort gjennom
bruk av kompakte og høyohmige subterskel-dioder og arealeffektive moscap kon-
densatorer. Dette resulterte i forsterkere med liten variasjon som i tillegg brukte
lite areal. Variabel forsterkning ble implementert for å muliggjøre tid-forsterkning-
kompensasjon som håndterer det store dynamiske området fra typiske ultralyd
ekko. Single-ended til differensiell konvertering i forsterkeren muliggjorde bruk
av en differensiell analog-til-digital omformer bak forsterkeren.
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Chapter 1
Introduction
Ultrasound imaging for medical purposes is a safe and accurate method for diag-
nosis and therapy of various hidden faults and diseases in the body, often as an
alternative to X-ray. Efficient localization and characterization of e.g. coronary
diseases is possible by examining the inside of arteries using ultrasound imaging.
Intravascular ultrasound systems consist of a catheter featuring ultrasound trans-
ducers which is inserted into the artery, and an external machine controlling the
catheter. Systems for two-dimensional imaging have been available for years, but
three-dimensional imaging would represent a major leap in terms of image and
diagnosis quality. Three-dimensional systems pose several challenges due to a
rapidly increasing complexity. These challenges include restricted area and power
consumption, enormous data transport and complicated beam control. Implemen-
tation of three-dimensional imaging becomes increasingly feasible as new tech-
nologies emerge. Recent advances in microelectromechanical and CMOS tech-
nology may make it possible to implement in-probe digitization, and integrate a
larger part of the signal chain into an in-probe integrated circuit. This would re-
duce many complexity problems and enable efficient three-dimensional imaging.
The key to obtain good performance in signal processing systems is first of all
to have a good receiver front-end. In an integrated ultrasound system this would
include a low noise amplifier and analog-to-digital-converter. Noise performance,
bandwidth and linearity are particularly important features in a front-end. A low
noise amplifier may be the limiting component in such a system, and sufficient
effort should be put in making it as good as necessary.
Nanoscale CMOS technologies are tempting because of their ability to perform
1
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energy and area efficient digital processing, but they introduce several challenges
for analog design, as reduced supply voltage and gain. It is important to study
if these challenges impact performance of the final system. Design attempts are
great for such investigation. The main objective of this thesis is to investigate
design and implementation of low noise amplifiers in modern nanoscale CMOS
technologies. Two low noise amplifiers specialized for intravascular ultrasound
are designed and verified in two commercially available nanoscale CMOS tech-
nologies. These technologies, 40 nm bulk and 28 nm FD-SOI, are evaluated based
on design experiences and achieved performance. A complete design approach is
performed, from specification to design, layout and verification in modern EDA
tools.
Analog amplifier design includes several challenges such as already mentioned
performance characteristics, but also size and robustness are important properties.
One achievement is to obtain good performance from an ideal concept, but the con-
cept must also be realizable in a real circuit. Implementing robust and realizable
designs is one of the goals in this thesis.
1.1 Main contributions
Several techniques and mechanisms were analyzed during this design in order to
make proper design choices. Feedback biasing of both common-gate and common-
source stages was implemented in order to ensure robust biasing. Analytic expres-
sions for these couplings were derived in order to analyze their behavior. Noise
analysis of the common-gate-common-source amplifier topology was performed
in order to understand its cancellation capabilities. These findings resulted in two
realizable amplifier designs implemented in 40 nm bulk CMOS and 28 nm FD-
SOI with very small footprints. Variable gain in these amplifiers was implemented
using switched triode transistors in order to save space and keep the circuit simple.
Very low power consumption was achieved by using a systematic design approach
built on gm/Id.
1.2 Thesis outline
Chapter 2 presents background information that motivates the need for in-probe
digitization, and circuit theory necessary to make good decisions during design.
Circuit theory includes general amplifier knowledge and presents some useful am-
plifier topologies together with their characteristics. This is followed by CMOS
2
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transistor equations and special considerations in nanoscale CMOS technologies.
Based on this theory are specifications and amplifiers developed in chapter 3. De-
sign methodology and decisions are explained in the same chapter. Verification of
and results from these designs are presented in chapter 4. Chapter 5 analyzes these
results and other relevant decision made during design. Results are also compared
with previous work. All experiences are summed up in the conclusion in chapter
6, and suggestions for further work are presented.
3
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Chapter 2
Background Theory
2.1 Intravascular ultrasound imaging
2.1.1 Imaging system
An efficient and accurate way of examine the inside of human arteries and vas-
cular systems is by real-time intravascular ultrasound imaging (IVUS). A catheter
is inserted into the artery and navigated to the destination requiring examination.
The catheter features ultrasound transducers at or around the tip, which emits and
receives ultrasound waves (high frequency pressure waves) to construct an image
of the inside. This image can be observed on an external display during the en-
tire examination. Two-dimensional (2D) side-looking imaging constructs a plane
image of a cross section perpendicular to the artery, and has been commercially
available for many years. This is usually achieved by placing a one-dimensional
array of ultrasonic transducers around the end of a catheter, as depicted in figure
2.1a.
One problem with side-looking imaging is that artery plaque may loosen when
the catheter touches it. A forward-looking solution is more preferable as it can
observe blockages ahead of its path and avoid or fix these [2]. Three-dimensional
(3D) imaging uses spatial beamforming to constructs a forward looking volumetric
representation of the artery, and is currently subject for extensive research. A
phased two-dimensional transducer array is able to do such imaging as depicted in
figure 2.1b. Emitter beam is controlled by adjusting the phase of each transducer
element, and received echo direction can be calculated from phase information in
5
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(a) One-dimensional transducer array
for side-looking imaging [1]
(b) Two-dimensional transducer array for
volumetric imaging [2]
Figure 2.1: Different transducer array arrangements.
all channels. One challenge with 3D imaging is the huge number of transducers
necessary to do spatial beamforming, and the complexity this causes. Transducers
and front-end circuitry have to be small, integrable and consume very little power
in order to place all of them on a millimeter catheter tip. On top of that is an
enormous amount of wires necessary to carry the transducer signals in and out
of the body. A proposed solution to these wire limitations is to do some signal
processing inside the catheter and only transfer processed data out of the body
[3]. This simplifies data transfer significantly, but puts greater demands on circuits
within the catheter. At the same time does it relax requirements put on front-end
circuitry, as it will no longer have to drive a long wire to an external system.
Figure 2.2 shows the receiver signal chain in a digitized ultrasound system with
in-probe processing. Emitter chain has been omitted, even though it uses the same
transducer elements as the receiver chain. Many capacitive micromachined ultra-
sound transducers (CMUTs) sense incoming pressure waves and generate time-
varying current signals. Each CMUT has its own low noise amplifier (LNA)
and analog-to-digital converter (ADC). Each LNA receives the electric signal and
makes it possible for the ADC to sample it, as the signal from the CMUT is too
weak to be sampled directly. After digitization, all signals are combined in a pro-
cessing unit which performs different levels of digital processing before data is
transferred out of the body.
Several advanced techniques are applied when an image is reconstructed from ul-
trasound echoes. One of the most successful techniques is to utilize nonlinear
properties of human tissues which generate harmonic frequencies [4]. By listen-
ing for second harmonic echoes in addition to fundamental echoes, it becomes
easier to characterize the type of tissue that is examined. Second harmonic echoes
6
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Figure 2.2: Digitized ultrasound receiver signal chain
also have lower side lobes than fundamental echoes due to absorption, which make
the image sharper and more defined.
2.1.2 Ultrasound transducers
Traditionally, transducers based on piezoelectricity have dominated ultrasound ap-
plications [5]. During the last two decades, MEMS technology have made it pos-
sible to make capacitive micromachined ultrasound transducers (CMUT), which
is manufactured directly on regular silicon wafers. This makes them highly inte-
grable in arrayed CMOS applications [6]. Small size and simple manufacturing of
CMUTs makes it possible to make large transducer arrays for three-dimensional
imaging with a small footprint. CMUTs also offer wider bandwidth than piezo-
electric transducers [6], making it easier to perform harmonic imaging.
CMUTs are micromachined three-dimensional devices where a thin silicon mem-
brane and metal electrode is suspended on top of a substrate cavity. A typical
structure is depicted in figure 2.3. This structure functions as a variable capaci-
tor where the capacitance varies because of incoming pressure waves moving the
membrane. When a sinusoidal sound wave hit the transducer, the membrane will
start vibrating and create a sinusoidal current because of varying capacitance. The
transducer is biased with a large DC voltage in order to increase current from the
small capacitance variation.
In order to maximize transmitted and received signal, transducers are designed to
resonate at their center frequency. Size and properties of transducers are hence
dependent on the center frequency they are supposed to operate on. To achieve
good acoustic coupling and beamforming capabilities, an effective element size of
approximately half the acoustic wavelength is often chosen [8]. A common model
7
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Figure 2.3: Illustration of CMUT structure on ASIC [7]
for electrical behavior of CMUTs is shown in figure 2.4a, and is based on Mason’s
circuit models for electromechanical transducers [9]. At resonance, reactance of
Lcs and Ccs cancel each other and simplifies to the model shown in figure 2.4b.
+
−Vcmut
Rcs
Ccs Lcs
Cm
iout
(a) CMUT circuit equivalent [10]
+
−Vcmut
Rcs
Cm
iout
(b) Simplified CMUT
model at resonance
When multiple transducers are stacked densely together in a two-dimensional ar-
ray, unwanted electric and acoustic coupling usually appear. Berg [11] studied
what impact front-end circuitry had on these unwanted effects. Their results showed
that coupling effects were minimized when front-end input impedance was kept
low.
2.1.3 Ultrasound front-end electronics
The front-end consisting of a LNA and an ADC plays a key role in the complete
IVUS system. An ADC makes it possible to process signals digitally, and a LNA is
necessary in order to sample the weakest signals with good accuracy. Performance
of signal processing systems is often limited by their front-end performance. In
the proposed 3D IVUS architecture are signals digitized already in the front-end,
which makes performance solely dependent of the front-end.
Echoes received by ultrasound transducers have greatly varying amplitudes. Close
objects return large echoes, while more distant objects return weak echoes. Be-
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cause sound has a finite speed, distant echoes will return at a later time than close
echoes. Combining these properties implies that early echoes usually have larger
amplitude than late echoes. This can be utilized by the front-end electronics to
maximize signal-to-noise-ratio and minimize distortion. By varying the amplifica-
tion during listening time, output amplitude can be kept constantly high and hence
maximize signal-to-noise-ratio (SNR). And with reduced amplification in early pe-
riods, large input signals that would normally have saturated the amplifier are kept
within reasonable limits. Ultrasound systems benefit greatly from such time-gain
compensation (TGC) in the front-end, and especially volumetric systems since
they sweep all tissue depths.
2.1.4 Ultrasound digital post-processing
One reason for making an IVUS system with in-probe digitization and process-
ing is to simplify data transport out of the body. By performing enough signal
processing inside the probe, most signal redundancy can be removed before data
is transmitted out of the body. This is one of the steps required for dealing with
the complexity of two-dimensional transducer arrays. As CMOS processes are
shrunk, more digital transistors can be packed together in a small area. Power con-
sumption for each transistor is also reduced. This makes modern nanoscale CMOS
processes interesting for use in in-probe processing.
2.2 Amplifier design
2.2.1 Amplifier properties
Amplifiers are active electronic devices that increases signal strength of input sig-
nals without adding unnecessary interference. A good specification is the key to
an efficient and sufficient design solution. In order to make such a specification we
need to define universal and measurable amplifier parameters. An amplifier can be
described by several performance parameters which will be defined here.
The gain of an amplifier can be given as either small-signal or large signal gain.
Small-signal gain is given by (2.1), and describes the ideal gain for small signals
around a defined operating point. Large-signal gain takes into account nonlinear
compression that appears for large output signals, and is given by (2.2). Both
9
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equations refer to figure 2.5.
Av =
dVout
dVin
=
vout
vin
(2.1)
Avl =
∆Vout
∆Vin
(2.2)
−20 −15 −10 −5 0 5 10 15 20
−0.4
−0.2
0
0.2
0.4
∆Vin
∆Vout
∆Vout
∆V in
∂Vout
∂V in
∣∣∣∣
Vin 6=0
∂Vout
∂V in
∣∣∣∣
Vin=0
Vin [mV]
V
ou
t
[V
]
Figure 2.5: Typical amplifier characteristic shown in blue. Green slope illustrates small-
signal gain around zero. Red slope illustrate large-signal gain at 10 mV. Purple slope
illustrates small-signal gain around 10 mV.
Transistors are inherently nonlinear devices, which make transistor amplifiers non-
linear as well. But amplifier gain can be considered approximately linear as long as
the output signal is not too large compared to the desired operating point. Output
signal may be approximated by a Taylor series around the operating point [12], as
given in (2.3), which implies that nonlinear components will appear when the out-
put signal deviates significantly from the operating point. nonlinear components
generate harmonic frequencies when a single-tone sinusoidal signal is applied, as
shown with four terms (a0 to a3) in (2.5).
Vout = a0 + a1Vin + a2V
2
in + a3V
2
in + . . . (2.3)
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Vout
∣∣∣∣
Vin=Vi sin(ωt)
=
1
2
a2V
2
i + a0 +
(
3
4
a3V
3
i + a1Vi
)
sin (ωt)
−1
2
a2V
2
i cos (2ωt)−
1
4
a3V
3
i sin (3ωt) (2.4)
= v0 + v1 sin(ωt) + v2 sin(2ωt) + v3 sin(3ωt) (2.5)
When gain deviates from the linear slope around an operating point, nonlinear
components are generated in the output signal. A common way to describe these
nonlinearities is by measuring the ratio between nonlinear and linear output signal
content, as given by (2.6) and (2.7). v1 is amplitude of desired linear content, while
v2 and v3 describes amplitude of second and third harmonic content.
HD2 =
( |v2|
|v1|
)2
≈
(
a2V
2
i
a1Vi
)2
=
(
a2
a1
Vi
)2
(2.6)
HD3 =
( |v3|
|v1|
)2
(2.7)
Amplifiers do not have constant gain for all frequencies due to frequency depen-
dent loads like capacitances. Such loads can either be intended or parasitic, and
it is usually a goal to minimize such loads in order to reduce power consumption.
The bandwidth of an amplifier refers its useful frequency band, and is often de-
fined as the frequency range where small-signal gain is greater than or equal to -3
dB of maximum gain. An example of an amplifier frequency response is shown
in figure 2.6. In some cases does not maximum gain appear at the desired center
frequency due to design choices. Gain at center frequency would then be a more
useful reference for bandwidth calculations than maximum gain. Bandwidth can
then be considered the frequency range where gain is greater than or equal to -3
dB of gain at center frequency.
Input impedance is an important amplifier parameter, as already stated in [11].
It is a small-signal parameter that describes how much current flows into an am-
plifier when an input voltage is applied. Given the test setup in figure 2.7, input
impedance, Zin, is given by (2.8).
Zin =
vin
iin
(2.8)
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Figure 2.6: Typical amplifier frequency response (blue) with -3 dB bandwidth indicated
(red).
vin iin System
Figure 2.7: Test setup for input impedance.
Noise performance of low noise amplifiers are often described by noise factor.
Noise factor compares output noise of a noisy amplifier to output noise of a noise-
less amplifier, both with an input noise from a fixed source. In that way it can be
measured how much the amplifier degrades the signal. A definition of noise factor
is given in (2.9) along with a rewrite that includes input noise power (Nin) and
output amplifier noise power (NA) generated by the amplifier [13]. This expres-
sion shows that noise factor should be minimized, but it can not be less than unity.
Noise figure (NF) measures noise factor (F ) in decibels.
F ≡ SNRin
SNRout
=
Nout
∣∣
noisyamplifier
Nout
∣∣
noiselessamplifier
=
NinA
2
v +NA
A2vNin
= 1 +
NA
A2vNin
(2.9)
Output SNR is given as
SNRout =
v2out
Nout
=
v2out
AvNin +NA
(2.10)
Dynamic range is a measure of an amplifier’s useful output amplitude range. An
output signal that is smaller than noise generated by the amplifier can not easily
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be distinguished from the noise, and is in general not particularly useful. When an
output signal becomes so large that it violates the linearity specification, the signal
can be considered absolute maximum. This squeezes the useful output amplitudes
between a minimum, vn, and maximum, vm, level. Dynamic range is usually
defined as given in (2.11) using these two extremes.
DR =
vm
vn
(2.11)
2.2.2 Low noise amplifier
The reason for using a low noise amplifier (LNA) in a signal chain is mainly to
minimize errors introduced by subsequent components in the signal chain. By
increasing signal strength early in the signal chain, imperfections introduced by
filters, ADCs and processing later in the chain get less impact on final signal-to-
noise-ratio. As shown in [14, pp. 371-372], must all noise sources in a circuit
be referred to a common node, often input or output of a chain, in order to do a
fair comparison. (2.50) gives the input referred noise power Nin,eq for a typical
signal chain featuring an LNA as the first block. Noise powers in that expression
is referred to input of each block. Other errors such as distortion and offset may
also be evaluated in the same manner. From (2.12) it can be seen that errors made
in the LNA will directly affect noise performance of the system. Errors made later
in the signal chain will be divided by the LNA gain, which implies that the LNA
should have sufficient gain to minimize the effect of errors in later blocks.
Nin,eq = NLNA +
N1
A2LNA
+
N2
A2LNAA
2
1
+ ... (2.12)
2.2.3 Amplifier topologies
There are almost countless ways of using MOS-transistors in amplifiers. Many
of them are based on basic topologies as the ones presented here. The principle
behind most of these voltage amplifiers is to generate a voltage by controlling the
current through a fixed resistive load. A MOS-transistor may be used as a con-
trolled current source where small-signal transconductance (gm) is an important
property. The fixed load is usually implemented by exploiting small-signal output
resistance (ro) of MOS-transistors. In that way an amplifier may be made entirely
out of transistors.
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A NMOS-based inverting common-source (CS) stage is shown in figure 2.8a. By
analyzing the linearized model in figure 2.8b, it can be seen that input impedance
is ideally infinite due to ideally infinite gate resistance. Voltage gain from input to
output is given as
Av = −gm (ro ‖ RL) = gmrout (2.13)
where rout can be considered the equivalent output resistance given by
rout = (ro ‖ RL) (2.14)
Small-signal models presented here are simplified models that omit tiny effects
like transistor capacitances and body effect for simplicity reasons.
Vin
RL
Vout
(a) Common-source transistor cir-
cuit
gmvgs
vgvin vout
ro RL
vs
(b) Common-source small-signal equivalent
Figure 2.8: Common-source stage
A common-gate (CG) stage is shown in figure 2.9a. Analysis of the small-signal
model in figure 2.9b shows a non-inverting behavior where gain is given by (2.15)
and input impedance is given by (2.16). The last term in (2.15) is always less than
unity, and where Av  1 can it usually be omitted [15].
Av = gm (ro ‖ RL) + RL
RL + ro
(2.15)
rin =
(RL + ro)RS
gmroRS +RL +RS + ro
(2.16)
For RS  1/gm, rin can be approximated to RS . With RS  1/gm, it can be
approximated to the impedance looking into source of the transistor:
rin ≈ 1
gm
(
1 +
RL
ro
)
(2.17)
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Between these two extremes, rin can be considered a parallel combination of these
two contributions.
+
−VBIAS
RS
RL
Vout
Vin
(a) Common-gate transistor circuit
gmvgs
vg vout
ro
RLvsvin
RS
(b) Common-gate small-signal equivalent
Figure 2.9: Common-gate stage
2.2.4 Current mirror biasing
The simplest way to bias a MOS-transistor is to use a current biased current mirror
with a diode connected transistor. A proper gate voltage is created by the diode
connected transistor, which can be used to bias the gate of a similar (or properly
scaled) transistor. Such configurations are widely used as active loads in ampli-
fiers, as shown in figure 2.10 [15]. The load resistance, RL, will then be ro2 from
the load transistor (Q2).
Vin
Q1
Q2
Vout
Q3
Ibias
Figure 2.10: Common-source stage with active PMOS load. Biased using PMOS current
mirror.
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Transistors in a current mirror should in principle be physically equal in order to
copy bias current directly. If a different current than the bias current is desired,
several equal transistors with equal gate voltage could be laid out in parallel. This
is called M-factor scaling and could save both bias current and transistor area by
using a narrow diode-connected transistor that conducts less current as gate voltage
generator. This gate voltage would make wider transistors conduct a larger current.
A drawback with this method is that mismatch in the voltage generator would
be amplified by the larger transistor, resulting in a larger current mismatch than
necessary. Small transistors tend to have larger mismatch than large transistors,
which make this issue even more relevant.
Simple current mirror biasing, as already shown in figure 2.10, can be used on
any transistor configuration as long as gate voltage is supposed to be constant. If
the gate voltage is not constant as i.e. in a common-source stage, some kind of
voltage or current summing must be performed in order to mix bias and signal
voltage. Voltage summing is not straightforward [16], but current summing may
be performed by using resistors, as shown in figure 2.11. In this case, the sum of
currents generates a gate voltage Vin, given by (2.18).
Vin = R3
R2Vbias +R1vin
R1R3 +R2R3 +R1R2
(2.18)
In case of a large R3 ( R1 and R2), (2.18) simplifies to (2.19).
Vin =
R2Vbias +R1vin
R1 +R2
(2.19)
+
−Vbias
R1 i1
Vin
+
−vin
R2 i2
R3
i1 + i2
Figure 2.11: Current summing
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2.2.5 Feedback biasing
An alternative way to bias a transistor is by using feedback biasing. A resistive
feedback network between drain and gate will adjust gate voltage such that the
transistor drives the current applied by a current source at drain. This feedback will
also force the transistor into saturated operation. This configuration is shown on
a common-source stage in figure 2.12a. An important detail in such a circuit is to
isolate any external DC bias voltage from the gate so only the feedback can set the
operating point. Gate-isolation could be done with a capacitor as shown with Cac.
The feedback works in principle as a diode-connection, except that the resistive
network avoids reducing gain to unity. As would be shown, it is important that the
feedback resistance is large compared to other resistances in the circuit if gain and
other parameters should be kept unaffected. A small-signal model of figure 2.12a
with finite load impedance, RL, is given in 2.12b. Analysis of this model with
infinitely large Cac gives the small-signal gain in (2.20), which simplifies to the
original (2.13) for small values of η. The ratio η = RL/Rf indicates how much
the feedback affects different amplifier properties, and is minimized forRf  RL.
Complete analysis is given in appendix A.
Av = −
(
gmRL − RLRf
)
ro(
1 + RLRf
)
ro +RL
= − (gmRL − η) ro
(1 + η) ro +RL
(2.20)
Q1
Vin
Cac
Ibias
VoutRf
Req
(a) Transistor circuit
gmvgs
Rf
vin
Cac
vg
vout
ro RL
vs
(b) Small-signal equivalent circuit
Figure 2.12: Feedback biased common-source amplifier with ideal load
Input resistance at gate is dependent on the feedback resistance Rf . Due to nega-
tive gain from gate to drain may this resistance be considered as a smaller equiv-
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alent resistance Req from gate to ground according to the Miller theorem [17].
This equivalent resistance is dashed in figure 2.12a and its value is given by (2.21).
From (2.21) can it be seen that input resistance at gate is dependent on both feed-
back resistance and small-signal gain.
Req =
Rf
1− voutvg
(2.21)
By reordering the small-signal transfer function of vg/vin (given in (A.2)) without
an infinitely large capacitor, it becomes obvious that this miller effect has a signif-
icant impact on high-pass response of the stage. This result is shown in (2.22).
vg
vin
=
Cac
(1+η)ro+RL
(gmro+1)η+ro/Rf
s
Cac
(1+η)ro+RL
(gmro+1)η+ro/Rf
s+ 1
=
Cac
Rf
1−vout/vg s
Cac
Rf
1−vout/vg s+ 1
=
CacReqs
CacReqs+ 1
(2.22)
where vout/vg is given as:
vout
vg
= − (gmRL − η)ro
(1 + η)ro +RL
(2.23)
Another form of capacitive coupling is necessary when feedback biasing is applied
to common-gate stages. A capacitor from gate to ground is necessary in order to
keep the gate voltage constant when output voltage swings. A coupling like that is
shown figure 2.13a together with an equivalent small-signal model in figure 2.13b.
The small-signal equivalent contains a finite load resistance, RL, from the Ibias
current source.
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RS
Q1
Vin
Ibias
VoutRf
Cdc
(a) Transistor circuit
gmvgs
Rf
Cdc
vg
vout
ro RL
vin vs
RS
(b) Small-signal equivalent circuit
Figure 2.13: Feedback biased common-gate amplifier with ideal load
Voltage gain of this circuit can be found by analyzing figure 2.13b. Complete
derivation and expressions for this exercise is found in appendix A. For an in-
finitely large Cdc, gain becomes as given in (2.24), which also simplifies to its
original sibling (2.15) for small η.
Av =
(gmro + 1)RfRL
(Rf +RL)ro +RfRL
=
(gmro + 1)RL
(1 + η)ro +RL
(2.24)
This circuit also features a high-pass response that is manipulated by the Miller
effect, as seen from (2.25). It should be noted that this stage has a low frequency
gain of one instead of zero.
vout
vin
=
CdcRfs+ 1
Cdc
Rf
1− vout−vin
vg−vin
s+ 1
=
CdcRfs+ 1
CdcReqs+ 1
(2.25)
Here the Miller gain is given by:
vout − vin
vg − vin = −
(gmRL − 1− η)ro
(1 + η)ro +RL
(2.26)
Traditionally, feedback biasing has not been widely used due to its limited bias
and output range. The diode connection forces gate and drain DC voltage to be
approximately equal. In order to maximize output swing and linearity, output op-
erating point has usually been placed at half the supply voltage, VDD/2. In a
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feedback biased stage this implies that also the gate have to be biased at VDD/2.
Section 2.3.1 will show that this result in a rather large overdrive if VDD is large
compared to the threshold voltage Vth, as was the situation for earlier technologies
with high supply voltage. Such large overdrive is undesirable as overdrive also set
minimum output voltage for saturated transistors. Because of this output swing
limitation, feedback biasing has been considered a suboptimal solution compared
to fixed biasing. However, in modern CMOS technologies, supply voltage have
been reduced more than threshold voltage, which makes output swing from feed-
back biased stages more equal to fixed biased stages. This mostly eliminates the
drawback of feedback biasing [18].
2.2.6 Noise analysis
Due to the random nature of noise, it is most common to treat noise as an averaged
power. This implies that noise is often described as noise power rather than noise
voltage. It is also important to distinguish between correlated and uncorrelated
noise as these behaves differently when combined. (2.27) describes the sum of
completely uncorrelated noise sources, which is rather different the sum of com-
pletely correlated noise sources described in (2.28). Uncorrelated noise is summed
as a sum of squares, while correlated noise is summed before squaring.
V 2n,sum =
∑
k
V 2n,k (2.27)
V 2n,sum =
(∑
k
Vn,k
)2
(2.28)
Regular signals are usually correlated as well. This implies that also signals should
be summed according to (2.28) when signal power is considered.
2.2.7 Differential amplifiers
Differential signaling is a technique where a signal is described as a difference
between two complementary signals instead of an absolute signal compared to
a fixed reference (i.e. ground). This technique is beneficial for several reasons.
Noise that is common to both signals will be canceled and the effective amplifier
output swing is doubled, as illustrated in figure 2.14. From (2.3) can it be observed
that even order nonlinearities always have positive amplitudes due to squaring,
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which make them common to both signals as long as distortion is equally large.
Since all interference that is common to both signals is canceled will even order
nonlinearities be canceled as well [15].
0 50 100 150 200 250 300 350 400
−1
−0.5
0
0.5
1
Time [ns]
V
[V
]
V+
V-
Vo = V+ - V-
Figure 2.14: Ideal differential signaling. Two complementary signals (blue and green)
with equal noise and distortion added, and the resulting differential signal (red).
When ignoring all kinds of interference cancellation, differential signaling also ef-
fectively doubles the signal-to-noise-ratio (SNR) due to increased signal swing. As
described in section 2.2.6, will a doubling of signal voltage amplitude correspond
to four times higher signal power. Uncorrelated noise power on each rail is only
summed after squaring, according to (2.27). This may increase signal power twice
as much as noise power, hence doubling SNR [15].
In case of a single-ended input signal, this signal needs to be converted to a dif-
ferential signal if the remaining signal chain is differential. A conversion could
be performed by applying the same signal to an inverting and a non-inverting am-
plifier, as shown in figure 2.15. Such a device is sometimes called a balun/unbal
because it performs a balanced-unbalanced conversion.
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+
−Vin
−A
A
RL
V− RL
V+
Figure 2.15: Single-ended to differential conversion
[19] and [20] has proved that the common-gate-common-source topology shown
in figure 2.16 does single-ended to differential conversion, and is able to perform
cancellation of noise and distortion from the common-gate transistor. Fluctuations
from the common-gate transistor, modeled as a current source inT , generate a volt-
age over RS . This voltage is input to the common-source stage and compensated
for there due to negative gain.
+
−VBIAS
RS
R+L inL
V +out
Vin
inT
R−L
V −out
Figure 2.16: Common-gate-common-source transistor circuit
Noise and distortion from the load is unfortunately not canceled by this mecha-
nism. Analysis of load fluctuations in this CG-CS topology was not found in any
literature, which made it necessary to examine it here. Noise and distortion gen-
erated by the common-gate load was modeled as a current source, inL, in parallel
with RL as shown in figure 2.16. Since the noise on each rail in this case is cor-
related, it is sufficient to treat them as voltage signals rather than power signals.
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Contributions on V +out and V
−
out from this source were derived using the already
presented small-signal models. Figure 2.9 was used to find contributions on V +out
and Vin from InL. Noise on Vin was input to common-source in figure 2.8 in order
to find noise at V −out. This resulted in these three transfer functions:
v+out,n
inL
= −R+L ‖
(
(g+mr
+
o + 1)RS + r
+
o
)
(2.29)
vin,n
inL
= − R
+
LRS
(g+mr
+
o + 1)RS + r
+
o +R
+
L
(2.30)
v−out,n
inL
= −g−m
(
r−o ‖ R−L
) vin,n
inL
(2.31)
= g−m
(
r−o ‖ R−L
) R+LRS
(g+mr
+
o + 1)RS + r
+
o +R
+
L
It should be noted from these expressions that v+out,n and v
−
out,n ended up with
opposite signs, which results in summation during subtraction instead of cancella-
tion. This actually amplifies noise and distortion from the common-gate load. The
amount of interference that is coupled to CS is given by:
∣∣∣∣v−out,nv+out,n
∣∣∣∣ =
∣∣v−out,n
inL
∣∣∣∣v+out,n
inL
∣∣ = g−m (r−o ‖ R−L) RS(g+mr+o + 1)RS + r+o (2.32)
This noise coupling can be minimized by reducing RS , but that is not always
desired. It can also be minimized by increasing r+o . These modifications would at
the same time reduce cancellation of interference from the common-gate transistor,
according to [19].
2.2.8 Frequency response
As seen in section 2.2.3, do amplifiers have non-zero resistive output impedance
due to i.e. ro and RL. In CMOS amplifiers, these resistances are usually large in
order to create large gain from small transconductances. This makes output voltage
sensitive to low-impedance loads. Internal loads are usually not resistive in CMOS
circuits, but also capacitive loads can feature low impedance if the frequency is
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high enough. This creates the frequency-dependent response mentioned in section
2.2.1. A low-pass first-order combination of resistance and capacitance will have
a response as already shown in figure 2.6, which is given by (2.33).
|Av(f)| = Av(0)√
1 +
(
f
f−3dB
)2 (2.33)
where the cutoff frequency, f−3dB , is given in (2.34). This cutoff frequency is also
valid for high-pass combinations. Av(0) is the low frequency gain given by gm
and rout, according to (2.13).
f−3dB =
1
2piRC
(2.34)
Another frequency parameter of amplifiers is unity-gain frequency. A transcon-
ductor loaded with a capacitance will not be able generate a gain of more than one
at unity-gain frequency. This frequency is given by (2.35).
fug =
gm
2piCL
(2.35)
By reordering and substituting (2.13) and (2.35) into (2.34), can cutoff-frequency
be given entirely by gain and unity-gain frequency:
f−3dB =
fug
Av(0)
(2.36)
As the low-frequency gain is given by gm and rout, it is clear that only three param-
eters, gm, rout andCL, are necessary to describe small-signal frequency-dependent
gain of an amplifier. These three parameters also play a central role in other am-
plifier properties such as power consumption and noise.
2.2.9 Variable gain
Variable gain is a feature that is used to keep signal-to-noise-ratio (SNR) high for
a wider input range than only peak input. Given a system with constant amplifier
noise power (NA) and varying input signal amplitude (vin), SNR at output is given
by (2.37). Gain is limited by the product of A and vin, as large output amplitudes
create distortion. By having large gain for small input signals and small gain for
large input signals, could both vout, distortion and SNR ideally be kept constant
[21]. A typical output characteristic for a variable gain amplifier with coarse gain
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steps is shown in figure 2.17. Even though this plot depicts coarse gain steps could
variable gain be implemented with continuous gain control as well.
SNR =
v2out
NA
=
(A · vin)2
NA
(2.37)
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Vout
Figure 2.17: Typical variable gain output characteristic with 8 log-scaled gain steps from
26 to 0 dB.
When considering input noise, Nin, in addition to amplifier noise, the situation
becomes less ideal, as stated in (2.38). If output SNR is dominated by noise from
the source, as is the goal in LNAs, SNR will be higher for high input signals than
small input signal, as less input noise is amplified with low gain. At the same
time does (2.9) state that noise factor benefit significantly from high gain, which is
important for low input signals. This makes variable gain a clever extension of the
useful input level range.
SNR =
v2out
A2Nin +NA
(2.38)
There are several ways to implement variable gain in a variable gain amplifier
(VGA). It is reasonable to start with a maximum gain and find clever ways to re-
duce this gain, as amplifier performance is usually most vulnerable at maximum
gain. In principle, there are two main techniques to reduce overall gain. Either
truncation of the input signal, or reducing gain in the amplifier itself. Input trun-
cation involves some kind of voltage or current division at or before the amplifier
input. The second method can be achieved by changing gm, rout or both, as seen
from (2.13) and (2.15).
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2.3 CMOS Technology
2.3.1 Transistor properties
When designing transistors it is useful to have analytic models for their behav-
ior. Unfortunately, simple models for CMOS transistors are very approximate
compared to their real behavior, especially when all operating regions should be
considered. Even though simple models are too inaccurate for quantitative use, it
is still possible to use them qualitatively in order to tweak parameters in the right
direction. The Shichman-Hodges model [22] for a MOSFET in strong inversion
gives drain current, Id, as given in (2.39). Veff ≡ Vgs − Vth is effective voltage,
which is also called overdrive. λ is the channel-length modulation constant.
Id =
{
µiCox
W
L
(
VeffVds − V
2
ds
2
)
, if Vds < Veff
1
2µiCox
W
L V
2
eff (1 + λVds) , if Vds > Veff
(2.39)
The first region is for linear/triode operation where Vds is small, and the transistor
behaves approximately as a resistor where Veff controls the resistance. This is
not particularly useful for amplifier transistors, but may be used as area-efficient
high-resistance devices with approximately constant resistance. Its resistance and
simplified resistance are given in (2.40).
Rds =
Vds
Id
=
L
W
1
µiCox
(
Veff − Vds2
) = L
W
1
µiCoxVeff
(2.40)
The second region in (2.39) is for a saturated transistor where drain current is
nearly independent of Vds. This makes the transistor behave approximately as a
current source, but with a finite output resistance due to channel-length modula-
tion. The small signal transconductance, gm, of a MOSFET is derived from this
equation:
gm =
∂Id
∂Vgs
=
√
2µiCox
W
L
Id (2.41)
Under the same conditions, small signal output resistance, rds, is given by equation
(2.42), where (λL) can be considered approximately constant [15].
ro = rds =
1
λId
=
L
(λL)Id
(2.42)
From (2.41) we can find current efficiency, gm/Id, which normalizes transcon-
ductance with respect to current. (2.43) shows an approximate expression for a
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saturated transistor in strong inversion. As seen from (2.43), current efficiency in-
creases with lower drain current. For very low drain currents the transistor enters
medium and weak inversion and makes the expression invalid. In weak inversion
(subthreshold), gm is approximately proportional to Id which causes a constant
gm/Id [23].
gm
Id
=
√
2µiCox
W
L
1
Id
(2.43)
For the simple amplifier stage depicted in figure 2.18, low-frequency small-signal
voltage gain,Avi, is given by (2.44). This is also called intrinsic gain of a transistor.
Avi = −gmrds = − gm
gds
= − 1
(λL)
√
2µiCoxWL
1
Id
(2.44)
Vin
Id
Vout
Figure 2.18: Simple gain stage
2.3.2 Subthreshold operation
Previously stated expressions for CMOS transistor behavior are based on the as-
sumption that transistors are operated in strong inversion, where Vgs > Vth. This
mode features a strongly inverted channel where excess charge create good con-
ductivity. When Vgs < Vth there is no excess charge, which make the transistor
behave differently. This is called subthreshold operation since gate-source-voltage
is significantly smaller than threshold voltage. A general rule of thumb for sub-
threshold is to keep Vgs at least 100 mV below Vth [24]. This lead to a weakly
inverted channel, where the only way for charge to flow is by diffusion. Compared
to excess charge conduction are diffusion currents very small and also highly de-
pendent on temperature. An approximate model of subthreshold current is stated
in (2.45), where VT is thermal voltage, n is a slope factor and K are various con-
stants [25]. VT is approximately 26 mV at room temperature, while n often varies
between 1.2 and 1.5.
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Id = KµCox
W
L
e
Veff
nVT (2.45)
Veff is negative for subthreshold operation, and since VT is a very small voltage
will this exponential relationship quickly lead to very small currents. Very low
currents indicate very high resistance, which may be favorable in e.g. feedback
bias configurations. In order to use this property could a transistor be diode con-
nected (Vg = Vd). The drain current is then given by (2.46), which gives the
resistance in (2.47).
Id = KµCox
W
L
e
Vds−Vth
nVT (2.46)
Rds =
Vds
Id
=
1
KµCox
· L
W
· Vds
e
Vds−Vth
nVT
(2.47)
As the exponential function grows faster than a linear function is this resistance
clearly nonlinear, and Rds decreases when Vds is increased. This also implies that
resistance decreases when current increases. However, as long as Vds is kept small
enough may this resistance be so large that resistance variation does not matter
much.
2.3.3 Transistor noise
MOSFETs generate various kinds of noise due to different mechanisms, and noise
is also dependent on transistor operation region. White thermal noise (Ind) is a
noise source that emerges from channel resistance, like thermal noise in regular
resistors. The channel behaves rather different in triode region than in saturation,
which makes it useful to have different expressions for noise in these two regions.
This noise is modeled as a current source between drain and source, as shown in
figure 2.19. Noise current spectral density I2nd(f) is given by (2.48) for a MOS
transistor in strong inversion [26]. k is Boltzmann’s constant and T is absolute
temperature.
I2nd(f) =
{
4kTgds, if Vds < Veff
4kT
(
2
3
)
gm, if Vds > Veff
(2.48)
Low frequency flicker noise, V 2fg(f), emerges from imperfections in the interface
between channel and gate oxide. Equivalent gate noise voltage spectral density
28
2.3 CMOS Technology
may be approximated by (2.49), which refers to the noise source at gate in figure
2.19. K is a process- and bias-dependent parameter [27]. The 1/f relationship in
noise spectral density can be a huge disadvantage in low frequency applications,
especially if small transistors are preferred. This noise is also called 1/f-noise due
to the 1/f relationship.
V 2fg(f) =
K
WLfCox
(2.49)
When referring both noise sources as an input voltage, the total expression be-
comes
V 2ni(f) =
I2nd
g2m
+ V 2fg =
2
3
4kT√
2µiCox
W
L ID
+
K
WLfCox
(2.50)
+
−V 2fg(f)
I2nd(f)
Figure 2.19: CMOS noise model
Capacitances in a circuit will, together with resistances, form low-pass filters which
filter this noise. Since noise is generated by those resistances, the resulting noise
power over various capacitances can be described by (2.51).
v2n ∝
kT
C
(2.51)
2.3.4 Nanoscale analog design
Most digital circuits benefit significantly from lithography process shrinking due
to smaller footprint, less parasitic capacitances and lower supply voltages. CMOS
processes are therefore constantly shrunk. This implies that analog circuits work-
ing together with digital circuits must be implemented in the same nanoscale pro-
cesses. There are both challenges and benefits from designing analog circuits in
nanoscale processes. When transistor sizes are scaled, higher bandwidths can be
achieved, but several other transistor parameters are not scaling well with process
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scaling. Threshold voltage is not scaling proportional to supply voltage, gm is
decreased and intrinsic gain is also reduced [28].
High-field and short-channel effects play an important role when transistors be-
come short and narrow. The most important effects are mobility degradation (ve-
locity saturation), hot-electron effects and drain-induced barrier lowering. All
these effects have complicated models with many variables which make it im-
possible to calculate transistor sizes using simple analytic expressions such as
the Shichman-Hodges model [29], especially when different operating regions are
considered. More complex models such as EKV[30] have been developed in order
to attempt nanoscale analytic expressions, but these expressions tend to become
cumbersome because of their complexity. A new method based on physically
measurable transistor properties together with optimization techniques has there-
fore been proposed. The gm/Id method takes advantage of today’s computing
power and good transistor simulation models, and optimizes transistor sizes based
on measurable properties such as gm, gm/Id, gm/gds and Vds. This approach
also includes models for subthreshold, weak inversion, strong inversion and all the
middle modes since it is based purely on simulation models [29].
The reason for using those four particular parameters is because they are all mea-
surable sizes, and because they create a complete and unique description of the
transistor behavior. Section 2.2.1 proved that gm and gm/gds fixed the gain-
frequency response for a given CL, and gm/Id decides current efficiency of a
given stage. gm/ID has showed to be approximately constant when the process
is shrunk, and can therefore be used as a global efficiency measure independent of
technology. Vds describe the surrounding condition for the transistor, and hence
make the description unique.
Another important effect of process scaling is gate leakage. One of the big dif-
ferences with 45/40 nm technologies compared to earlier technologies was the
introduction of high-κ insulator. In earlier technologies, gate oxide was becom-
ing so thin that electrons easily tunneled through the oxide and created significant
gate leakage. By replacing traditional silicon dioxide (SiO2) with an oxide fea-
turing higher κ (i.e. hafnium-based), gate thickness could be increased without
sacrificing Cox, and hence reduce gate leakage [31].
Matching accuracy does fortunately scale with process shrinking, which makes
it possible to make smaller circuits with equal robustness as older technologies.
But reducing the transistor size is not always easy, as the effects mentioned above
may hurt the performance. A common rule to avoid the worst nanoscale effects in
analog design is to keep the gate lengths at least two times the minimum gate length
[32]. It may also be wise to follow recommendations from the manufacturer’s
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process documentation.
2.3.5 Bulk and SOI CMOS processes
CMOS manufacturers constantly strive to reduce cost and complexity, and increase
speed, yield and energy efficiency. Some short-channel effects make it difficult to
scale process nodes further down in an efficient manner. Traditional bulk processes
manufacture transistor implants directly on a doped silicon wafer. This technique
leads to lack of control with the channel depth since the substrate is much thicker
than desired channel thickness. In long channel devices this was not a big issue,
as the channel was much longer than the channel depth and the channel could
be considered approximately homogeneous. As channel length keep shrinking,
electric fields spreading further down in the substrate create a non-homogeneous
channel with undesired behavior. One of the most successful attempts to solve
this problem is the Fully Depleted Silicon-on-Insulator (FD-SOI) technique. A
thin oxide layer (insulator) is created on top of the substrate, and all transistors are
grown on top of this insulator. Figure 2.20 illustrate the difference between bulk
and FD-SOI process. FD-SOI form a very shallow (down to a few nanometers),
homogeneous and controllable channel that does not even need to be doped. The
result of this technique is improved speed, leakage current and variability [33].
Other properties as gm/Id and gm/gds are also improved by FD-SOI [34], which
makes it possible to achieve higher energy efficiency and gain.
SOI was earlier considered a more complex and expensive process than bulk. As
process nodes are scaled down, bulk processes requires a greater and greater effort
in order to offer good performance. This makes the complexity at today’s smallest
nodes, i.e. 28 nm, approximately equal for bulk and FD-SOI [35].
Figure 2.20: Illustrative cross-section of bulk process (left) and FD-SOI process (right).
White arrows illustrate electric field lines.[36]
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2.4 Figure-of-merit-based design
Design of energy efficient analog circuits poses several inevitable trade offs that
must be considered. As stated in [37], it is a fundamental trade off between power,
speed and accuracy, where good power implies low power, and good speed and
accuracy implies high speed and accuracy. Figure 2.21 illustrate these trade offs
where for instance high accuracy would require either low speed, high power or
both. This relationship is the foundation of the commonly used figure-of-merit
(FOM) stated in (2.52), which is a measure for energy efficiency. P is consumed
power, DR is dynamic range as described in section 2.3.1, and f is bandwidth.
This FOM is related to the consumed energy per pole, and should be minimized.
[23] states a fundamental limit for analog processing given by (2.53), which can
be used to compare the achieved performance with an absolute limit. A capacitive
output load is used early in the derivation of (2.53), but is canceled when power
and signal-to-noise-ratio is combined due to its role in both power consumption
and noise filtering.
Speed
Accuracy
P
ow
er
Figure 2.21: Illustration of fundamental trade offs in analog CMOS design [37].
FOM =
P
DR2 · f (2.52)
FOMmin = 4kT (2.53)
As shown in section 2.3.3, thermal noise may be reduced by increasing current, and
flicker noise can be reduced by increasing transistor size. On the other hand, sec-
tion 2.3.1 shows that gain and current efficiency decreases with increased current,
and bandwidth decreases with increased length or decreased current. Amplifier
design with all these trade offs in a power-constrained LNA is a challenge that
requires a FOM to find the best solution.
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A FOM could also be necessary when comparing an amplifier with existing solu-
tions. Noise and distortion performance for LNAs are usually given as noise figure
(NF) and harmonic distortion (HD2), which are not directly compatible with the
dynamic range defined in (2.11). When comparing existing work, it may therefore
be useful to replace DR as given in (2.54). This also includes amplifier gain, as
gain is included in noise factor according to (2.9).
DRLNA =
1
F ·HD2 (2.54)
Since each ultrasound element has a constrained area (Atot = Wtot · Ltot), it may
also be wise to include total area consumption in the FOM, as proposed in (2.55).
When constructing a new FOM, it is important that its content reflect actual trade
offs, and that size of these trade offs are evenly matched with the remaining ex-
pression. According to (2.49), flicker noise power may be halved by doubling area.
This trade off is directly accounted for in FOMLNA. As thermal noise is kT/C-
filtered according to (2.51), it is possible to reduce thermal noise by increasing
circuit capacitances. Increased capacitances could be done by increasing circuit
element sizes, as is reflected in the area-term of FOMLNA.
FOMLNA =
P ·Atot · F ·HD2
f
(2.55)
2.5 Computer models
CMOS circuits are designed using sophisticated electronic design automation (EDA)
software with several tools to ease development and assure high quality circuits
after production. Component models may be more or less accurate depending on
how well the environment is specified, as nanoscale effect may play an important
role during e.g. layout. If effects are dependent on how the components are laid
out, these effects would usually not appear during the schematic design phase.
This raises the necessity of an iterative design flow where performance of smaller
schematic solutions is checked against the corresponding layout solution.
Fabrication plants (fabs) supply several design rules and restrictions to avoid non-
functional circuits and bad matching characteristics. Rules such as minimum and
maximum transistor widths and lengths are usually implemented in the schematic
tool, but there are also layout specific rules that can not be checked during schematic
design. These rules are fed into the design tool that performs Design Rule Check-
ing (DRC). This tools checks all dimensions in the entire layout against rules about
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minimum and maximum dimensions such as length, width, area, distance, overlap,
clearance and density.
2.6 Existing work
Most existing IVUS LNA work using CMUTs, such as [10, 38–43], focus on sys-
tems with ADCs and processing outside the body. Such amplifiers drive a long
cable, which is a significantly larger load than an integrated ADC. They also have
very different power and area budgets since the chip does not include either ADC
or digital processing. Typically such amplifiers consume milliwatts rather than
microwatts. The proposed FOM does not include load, which makes comparison
with such amplifiers unfair as larger loads demands more current given the same
bandwidth.
A comparable work was found in [20] which featured a gm-boosted common-gate
common-source amplifier in 65 nm technology with a noise figure of 2.98 dB,
power consumption 67 µW and area of 375 (µm)2. That work was partly based on
RF LNA work performed by Bruccoleri and Nauta in [44]. IVUS engineers tend
to borrow some techniques from RF applications due to similarities of ultrasound
and RF, and because the amount of work performed within RF is huge.
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The purpose of this thesis was to design LNAs for use in 3D IVUS systems using
nanoscale CMOS technologies. This chapter focuses on design and implementa-
tion of these amplifiers. It describes design methodology used and design decisions
made during development. This included development of specifications, topology
and circuit decisions, as well as transistor sizing and layout creation. The design
task was solved by first improving and extending an earlier design attempt made
in [45]. This amplifier was designed in a commercially available general purpose
40 nm bulk CMOS technology. Next up was design of a similar LNA in low power
28 nm FD-SOI CMOS technology to see if further improvement was possible in
another technology.
3.1 Specifications
A specification for amplifier and surrounding system was made in cooperation with
prof. Ytterdal in order to make an amplifier that could function in a real system. In
[45] it was demonstrated that most of the specifications there were reasonable and
achievable, which made a good starting point for this thesis. Revised specifications
are summarized in table 3.1.
Maximum supply voltage was given by technology requirements and was neces-
sary in order to avoid transistor breakdown. Some extra supply voltage in 28 nm
gave more voltage headroom than in 40 nm, which is usually positive from an
analog point of view.
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Transducers manufactured for this system were designed to resonate at a center
frequency fc of 5 MHz, which made it necessary to use the same frequency as cen-
ter frequency for this LNA. At center frequency, their impedance was measured to
10 kΩ∠−60◦. As stated in section 2.1, could undesired coupling between CMUTs
be reduced by using low impedance front-end. An maximum input impedance of
half the source impedance was considered appropriate, hence an input impedance
of 0.5 - 5 kΩ.
Ultrasound systems are usually wide-band systems with at least 100% bandwidth,
which translates to 5 MHz bandwidth around center frequency of 5 MHz. This
frequency range from 2.5 to 7.5 MHz also decided the noise bandwidth used for
SNR calculations. For an LNA it is desirable that the amplifier makes less noise
than the source it is sensing, which translates to a noise figure of less than 3 dB.
However, only noise figure was not sufficient to completely describe noise proper-
ties of a distortion-limited amplifier, as noise figure is independent of input signal.
A SNR requirement was also necessary in order to have practical input and output
signal amplitudes. A rule-of-thumb within IVUS applications has been to have at
least 40 dB SNR in order to create good images. As the system may be used for
harmonic imaging as well, it was required to have a harmonic distortion of less
than -50 dB.
In order to receive the strongest ultrasound echoes, a low-gain setting of 0 dB was
required to avoid compression. A single-ended to differential conversion was also
desired in order to use a differential ADC behind it. Recent research on SAR ADCs
has shown that these ADCs may be suitable for IVUS applications due to their
resolution, speed and energy efficiency. Such an ADC may act as an output ca-
pacitance of approximately 250 fF at each output rail. In order to fit both LNA
and ADC at the backside of a CMUT, it was proposed a maximum LNA size of
100 × 100 µm.
3.2 Amplifier topology
No specific amplifier topology was required for this project in order to utilize all
technology benefits and restrictions. One critical design specification was the
medium-to-low input impedance required to avoid unwanted coupling between
CMUTs. Another benefit would be to keep the amplifier simple (KISS) and ro-
bust, as this greatly simplifies design and layout, and usually saves both area and
power. Both [20] and [45] demonstrated promising results for the CG-CS topol-
ogy described in section 2.2.3, even though some serious issues were identified.
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Table 3.1: LNA specifications. All parameters are given at fc unless otherwise specified.
Parameter 40 nm bulk 28 nm FD-SOI
Supply voltage (VDD) 0.9 V 1.0 V
Center frequency (fc) 5 MHz
Bandwidth 5 MHz
Lowest gain setting (Av,min) 0 dB
Noise figure (NF) < 3 dB
Output SNR (SNRout) > 40 dB
Harmonic distortion (HD2) < -50 dB
CMUT impedance (Zcmut) 10 kΩ∠− 60◦
Input impedance (Zin) ≈ 0.5 - 5 kΩ
Load capacitance on each rail (CL) 250 fF
Max area (Atot) 100 × 100 µm
This topology also maintains the desired input impedance and features a simple
behavior.
A differential pair with one fixed input was also considered as a possible topology.
That topology consists basically of two common-source stages with a common
current source. It features single-ended-to-differential conversion when one of the
inputs is fixed, and is an efficient gain stage with good even harmonic canceling.
Its input impedance is in principle very high, which was an undesired starting point
for this application, even though input impedance could be modified with resistors
and/or capacitors at the input. However, the largest drawback was a common-mode
feedback circuit that was required in order to get good signal swing at both rails.
Such a circuit adds extra complexity and power consumption, which was undesired
on a chip that should feature several hundred or thousands of these amplifiers.
Based on the promising results and general simplicity in [20] and [45], a common-
gate-common-source topology with modifications was chosen. Final topology is
shown in figure 3.1. In the choice between NMOS or PMOS input, NMOS was
chosen due to its higher mobility, which made it possible to make small transis-
tors with high gm. This also implied PMOS loads, which features higher output
resistance than NMOS due to lower mobility and was therefore better suited as
loads.
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Ibias
QP0 QP1
V +out
QN1
QN30 QN31 QN32 QN33 QN34
Vc1 Vc2 Vc3 Vc4 Vc5
QP11QP12
Cdc
Vin
Cac
QP2
QN2
V −out
QP21QP22
Figure 3.1: Amplifier schematic
3.2.1 Biasing
Both [20] and [45] suffered from bad bias robustness when mismatch between de-
vices was simulated using Monte Carlo, which resulted in bad harmonic distortion
due to sub-optimal bias points. This indicated that something clever had to be done
with the biasing. Another interesting observation from [45] was that a feedback
biased common-source-stage did not suffer from these matching issues. Such dy-
namic regulation is one of the strengths with feedback control. It was therefore
decided to use this technique as bias for both common-source and common-gate
in the chosen topology.
Feedback biasing of both stages was performed as described in section 2.2.5, us-
ing AC-coupling between Vin and CS gate, and a capacitor between CG gate and
ground. In order to minimize area consumed by coupling capacitors, moscaps
were chosen as capacitors. They offered highest capacitance per area, and the in-
accurate and variable capacitance of moscaps did not affect the performance. The
most important feature of coupling capacitors is that they are large enough for the
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purpose. The necessary capacitance value was also minimized by choosing a large
feedback resistance. According to (2.34), does the product of C and R control
cutoff frequency. These large feedback resistances were implemented using diode
connected subthreshold PMOS transistors. The exact value of these resistors was
not important either, as long as they were large enough, and an approximate value
of 1.4 GΩ turned out to be suitable. This would ensure a very low η even for mega-
ohm amplifier loads. In order to ensure good noise cancellation for low frequen-
cies, a high-pass cutoff frequency of 100 kHz was desired. According to (2.34)
and (2.21), this frequency would require a coupling capacitance of approximately
20 fF given 1.4 GΩ feedback resistance and a gain of 20.
Two diode connected transistors in parallel, with opposite directions, were nec-
essary as feedback resistors since diodes only conduct current one way. During
steady-state analysis were all simulations successful with only one diode from
drain to gate, but transient testing demonstrated that the feedback was not able to
pull current from gate when transient steps were applied. Such steps would oc-
cur due to variable DC voltage at Vin when gain is varied. A second diode in the
opposite direction fixed this issue.
In 40 nm technology, gate area of QN1 and QN2 transistors and their coupling ca-
pacitors turned out to be so large that they conducted a significant DC gate current.
Parasitic leakage has an undesired effect on feedback biased transistors, especially
with large feedback resistors as used here. Even small currents create a signifi-
cant voltage drop across the resistor when resistance is high. Another issue was
that resistance in diode-connected transistors decreases rapidly when current is in-
creased, as stated in (2.47). This was avoided by using 1.8 V IO-transistors as
moscaps, and 1.2 V IO-transistors as CS- and CG-transistors. IO-transistors use
thicker gate oxide in order to handle higher voltages, and does not have the same
amount of gate leakage as regular 0.9 V transistors. 28 nm technology did not
show the same amount of gate leakage, even though gate areas was of comparable
size, so thin oxide devices could be used for all transistors there.
3.2.2 Variable gain
As described in section 2.2.9, may gain control be implemented by either truncat-
ing the signal at input or manipulating gm and Rout. We know from (2.41) that gm
can be manipulated by either changing transistor size or bias current. Transistor
length is very hard to change during operation, while transistor width may be al-
tered by switching on and off parallel transistors. A simpler way of changing gm
is usually to alter Id. However, (2.44) show that increasing Id actually increases
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ro more than gm is reduced, so total gain may increase when Id is reduced. How-
ever, according to (2.35), bandwidth is reduced when gm is decreased. These side
effects lead to the conclusion that gain control using variable current, and even
variable gm, was an undesirable solution. It is usually considered a waste to use
more current for less gain, and a low-gain setting should be considered a relaxed
state with less accuracy than high-gain setting.
Another possible solution was to alter rout, which was formed by a parallel of
two ro’s in the chosen topology. ro can be changed either by changing length of
transistors, which have been proven difficult, or by changing the current according
to (2.42), which had undesirable side effects. A third option was then to create
controllable shunt resistances at the output node, either between CG and CS out-
put, or from each output to ground. These resistances should have values equal
to or lower than ro in order to decrease gain in practical steps. ro is usually hun-
dreds of kilo-ohms or larger. Due to low sheet resistance for resistors in available
technologies, large linear resistors would have consumed very large area. Such
resistors would also have to be switched in and out by transistor switches, as resis-
tor resistance could not be electrically controlled. Several publications were found
on making floating variable resistors from transistors that could be connected be-
tween CG and CS output, but none was considered sufficient. The last attempt
on this strategy was to use transistors in triode region between each output and
ground. It turned out to be difficult to get good triode operation and linearity from
such transistors due to the high output DC level of 0.5-0.6 V. Triode transistors
can only be considered approximately linear as long as Vds is small, according to
(2.40).
Truncation of the input signal seemed like a more viable solution. The concept
in figure 2.16 already had a resistor, RS , from input to ground, which featured
at least ten times less resistance than ro in [45]. By decreasing resistance in this
resistor, more signal current was sent to ground instead of into the amplifier. DC
level at input was also significantly lower than DC at output, which made triode
transistors behave more as linear resistors at input. In order to simplify control of
resistance in RS , it was decided to use a control signal that was either on (VDD) or
off (ground), instead of a continuously varying bias voltage. Such a large overdrive
would maximize transistor linearity according to (2.40). This resulted in a parallel
array of binary-scaled triode transistors with separate control signals which had a
total resistance of 13 kΩ to 800 Ω for 40 nm, and 20 kΩ to 1 kΩ for 28 nm.
Supply voltage and bias current in CG limited maximum source resistance values.
During transistor sizing, 12 and 8 µA were found to be suitable bias currents for
40 and 28 nm. This current flows through the source resistor and generates a DC
voltage at Vin. In order to achieve maximum 0.15 V DC voltage at Vin, source
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resistance was limited to 13 and 20 kΩ. A higher DC voltage at Vin would have
stolen valuable voltage headroom from the common-gate stage, which was not
desirable.
A variable gain strategy that decreases input impedance when signals are strong
may be particularly beneficial for CMUTs, as coupling between elements are worse
for stronger signals than small signals, according to [11]. By additionally de-
creasing input impedance for these strong signals, larger amount of coupling are
avoided.
3.3 Transistor sizing
In order to minimize FOMLNA, it was necessary to maximize both area efficiency
and energy efficiency. A great amount of area savings was achieved in the previous
section by using transistors as both resistors and capacitors, even though their size
was still relatively large. This made it less crucial to focus on the size of the
remaining transistors. As stated in section 2.2.8, may the entire amplifier response
be described by gm, gm/gds and CL. This amplifier had a fixed load capacitance
which made it possible to use gm/Id and Vds to optimize transistor sizes. gm/Id,
the current efficiency, was a key to maximize energy efficiency using this approach.
A maximum gain was not defined in the specifications, but SNR requirements de-
manded a minimum source SNR since SNR can not be enhanced through an am-
plifier. With minimum 40 dB output SNR and maximum 3 dB noise factor, it was
necessary to have a source SNR of at least 43 dB. An input SNR of 50 dB was cho-
sen in order to come closer to [20] and make SNR and HD2 approximately equal.
By using the CMUT source model from section 2.1 with the specified impedance
and an amplifier input impedance of 5 kΩ, it was possible to calculate a minimum
transducer voltage. These calculations are given in appendix B and resulted in min-
imum transducer voltage, vcmut, of 12.7 mV, which corresponds to vin = 2.4 mV.
A conservative choice of 50 mV output amplitude per rail was made in order to get
good distortion performance. This corresponds to 100 mV swing per rail, and 200
mV differential swing. With an input amplitude of 2.4 mV, this required a gain of
20 at each rail.
In order to make the amplifier as energy efficient as possible, it was decided that
upper cutoff frequency should be placed at maximum 10 MHz. With a cutoff fre-
quency of 10 MHz and low frequency gain of 20, the unity-gain frequency became
200 MHz, according to (2.36). With a fixed load capacitance of 250 fF, this re-
quired a transconductance of 300 µS according to (2.35). However, common-gate
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input impedance was given partly by gm, so 200 µS was chosen in order to keep
input impedance near 5 kΩ. This would also ensure that a sufficient signal amount
was input to CS, which was a voltage amplifier.
From a LNA point-of-view, (2.48) and (2.50) showed that it was important to have
high gm on input transistors (NMOS) in order to minimize input-referred noise,
and low gm on load transistors (PMOS) in order to minimize noise current. In order
to maximize energy efficiency, gm/Id was maximized for the input transistors.
With a fixed gm, bias current, Id, was decided by the final gm/Id. The same bias
current flowed through the load transistors, and with a lower gm they got a lower
gm/Id.
The available technologies suffered from a significant amount of flicker noise,
which made it necessary to aim for large transistors areas as well. A high gm/Id
usually involves a large width, and hence made the input transistors automatically
large. The length is dependent on ro, according to (2.42), which made it natural to
specify a high ro for load transistors in order for them to get a long length and low
flicker noise. With a sufficiently high ro in load transistors, rout depended mostly
on ro in the input transistors. Hence became gain only dependent on gm/gds in the
input transistors.
Width- and length-optimization was performed using the mosdesigner application
made by prof. Ytterdal. This application is a front-end for an Eldo optimizer test
bench. gm, gm/gds, gm/Id, Vds and Vsb are taken as input and used as goals in
a DC optimization on the appropriate transistor model. This drastically decreased
the time used for finding appropriate transistor widths and lengths, and gm/Id
could be tweaked in order to maximize the current efficiency. At some point got
the specified gm/Id higher than what the technology was able to perform, and the
optimizer failed. This was considered as maximum current efficiency.
It turned out that different 28 nm devices featured substantially different noise
performance. Low-threshold (LVT) NMOS devices featured up to twice as much
flicker noise than regular-threshold (RVT) NMOS devices when gm and Id were
equal. PMOS devices demonstrated opposite behavior. This made it necessary to
use RVT NMOS devices and LVT PMOS devices throughout the circuit.
Final properties and dimensions for all transistors are given in table 3.2 and 3.3.
RS , Rf and Cac/dc transistors were not dimensioned using gm/Id-method, but
using a manual DC-sweep test bench which modeled their regular environment.
This task was performed with a focus on low footprint and noise.
A low Vds of 0.35 V was used on CG and CS transistors to ensure at least some
signal swing. With only 0.9 V supply voltage in 40 nm, 0.35 V was not far from
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Table 3.2: 40 nm transistor values and dimensions. Total width is Wtot = M ·W . Names
refer to components in figure 3.1.
Name Device
gm
[µS]
gm/gds
[ ]
gm/Id
[1/V]
Vds
[mV]
Vsb
[mV]
W
[µm]
L
[µm]
M
QN1 NMOS 1.2V 200 20 18.2 0.35 0.15 1.5 0.12 2
QN2 NMOS 1.2V 200 20 18.2 0.35 0 1.5 0.12 2
QP1 PMOS 200 20 18.2 0.35 0 0.81 0.21 2
QP2 PMOS 200 20 18.2 0.35 0 0.81 0.21 2
QP0 PMOS 100 10 18.2 0.35 0 0.81 0.21 1
QP11 PMOS R = 1.4 GΩ 0.24 0.08 1
QP12 PMOS R = 1.4 GΩ 0.24 0.08 1
QP21 PMOS R = 1.4 GΩ 0.24 0.08 1
QP22 PMOS R = 1.4 GΩ 0.24 0.08 1
QN30 NMOS Ron = 13 kΩ 0.36 0.9 1
QN31 NMOS Ron = 6.5 kΩ 0.36 0.45 1
QN32 NMOS Ron = 3.25 kΩ 0.36 0.225 1
QN33 NMOS Ron = 1.63 kΩ 0.36 0.11 1
QN34 NMOS Ron = 1.63 kΩ 0.36 0.11 1
Cac NCAP 1.8 V C = 34 fF 2 3 1
Cdc NCAP 1.8 V C = 34 fF 2 3 1
what was necessary to only bias the CG transistors. Source resistance stole 0.15 V
of these 0.9 V, leaving 0.75 V to the amplifier stage. A bias point centered in this
range would require minimum 0.75/2 = 0.375 V over each transistor, which is not
far from 0.35 V. With 1 V supply voltage in 28 nm, this headroom was increased to
0.425 V, which enabled larger signal swing. To make CS and CG stages as equal
as possible was 0.35 V chosen as Vds for all transistors.
Some transistors were not designed according to the optimal procedure previously
described. In 40 nm it was difficult to design PMOS loads (QP1 and QP2) with
high gm/gds and low gm. This forced gm to be increased and gm/gds to be de-
creased. A low gm implied low gm/Id, which resulted in a high overdrive that was
difficult to use with low supply voltage. Because of these trade offs, it was decided
to use equal parameters for both driver and load transistors in 40 nm, as indicated
in table 3.2. Another discrepancy was the CS driver transistor in 28 nm (QN2),
which had to be made eight times larger than QN1 because of flicker noise. This
was done by increasing both width and length, albeit width was increased twice as
much as length.
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Table 3.3: 28 nm transistor values and dimensions. Total width is Wtot = M ·W . Names
refer to components in figure 3.1.
Name Device
gm
[µS]
gm/gds
[ ]
gm/Id
[1/V]
Vds
[mV]
Vsb
[mV]
W
[µm]
L
[µm]
M
QN1 NMOS 200 40 25 0.35 0.15 1.92 0.066 1
QN2 NMOS 200 40 25 0.35 0 1.91 0.132 4
QP1 LVT PMOS 40 80 5 0.35 0 1.80 2.0 1
QP2 LVT PMOS 40 80 5 0.35 0 1.80 2.0 1
QP0 LVT PMOS 40 80 5 0.35 0 1.80 2.0 1
QP11 LVT PMOS R = 1.4 GΩ 0.20 0.038 1
QP12 LVT PMOS R = 1.4 GΩ 0.20 0.038 1
QP21 LVT PMOS R = 1.4 GΩ 0.20 0.038 1
QP22 LVT PMOS R = 1.4 GΩ 0.20 0.038 1
QN30 NMOS Ron = 20 kΩ 0.40 1.1 1
QN31 NMOS Ron = 10 kΩ 0.40 1.1 2
QN32 NMOS Ron = 5 kΩ 0.40 1.1 4
QN33 NMOS Ron = 2.5 kΩ 0.40 0.55 4
QN34 NMOS Ron = 1.25 kΩ 0.40 0.275 4
Cac NCAP C = 104 fF 4 4 1
Cdc NCAP C = 80 fF 4 3 1
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3.4 Layout
Layouts were made for both amplifiers in order to extract parasitics and have an
extra performance verification. In [45] it turned out that models behaved quite dif-
ferently in schematic and layout. This time surprises were avoided by verifying
smaller pieces of layout during schematic development. The development kit for
40 nm also had Design-for-Manufacturing-options which were used to ensure that
standard devices would behave well in an analog application. These options in-
creased surrounding limits around the transistors in order to avoid some nanoscale
effects.
The layouts were made according to design rules given by the manufacturer, and
passed both Design Rule Checking (DRC) and Schematic vs Layout (LVS). When
placing and routing the components, focus was put on making a compact and ro-
bust circuit with little routing parasitics. Regularity was also considered important
in order to achieve good matching. Resulting layout is shown in figure 3.2 and 3.3.
Calibre PEX from Mentor Graphics and Assura QRC from Cadence were used to
extract parasitics from these layouts.
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Results
This chapter presents achieved simulation results and the methods used to verify
these results. Design was performed using Cadence Virtuoso and simulated with
Spectre. Final results were obtained from post-layout circuits, in order to present
as realistic performance as possible. To make sure the design was robust against
mismatch, all results were obtained from 200 Monte Carlo mismatch-iterations
where this was possible. Results presented here is an average of these iterations.
Every result was verified by comparing the result to calculations on an appropriate
transient run.
A test bench featuring CMUT source, supply voltage, bias current, input- DC-
block, gain logic and output load was created in order to perform simulation on
different amplifiers in an efficient manner. V +out and V
−
out was subtracted using an
ideal component in order to analyze the differential signal Vout = V +out − V −out.
The simplified CMUT model in figure 2.4b was used as source for the amplifier,
and two 250 fF capacitors were used as output loads. This test bench is shown in
figure C.1. Component values for the CMUT model is given in table C.1. Different
CMUT voltages were used with the two amplifiers due to their different gain and
distortion. vcmut was adjusted to a good compromise between SNR and HD2. Test
bench parameters are given in table 4.1. All tests were run at maximum gain since
this gave best noise figure.
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Table 4.1: Test bench parameters.
Parameter 40 nm bulk 28 nm FD-SOI
Supply voltage (VDD) 0.9 V 1.0 V
Bias current (Ibias) 6 µA 8 µA
CMUT signal (vcmut) 15.4 mV 12.0 mV
Center frequency (fc) 5 MHz
Load capacitance (CL) 2× 250 fF
Gain control signal (Vc<1:5>) VDD, Code = (1 0 0 0 0)
CMUT impedance (Zs) 10 kΩ∠− 60◦
An overview of final results is given in table 4.2. The following sections describe
these parameters and how they were simulated.
Table 4.2: Final results for both amplifiers.
Parameter 40 nm bulk 28 nm FD-SOI Specification
Amplifier bandwidth 12.8 MHz 8.4 MHz 5 MHz
Small-signal gain (Av) 12.7 dB 16.8 dB -
Lowest gain setting (Av,min) -5.1 dB -1.4 dB < 0 dB
Output SNR (SNRout) 40.66 dB 39.1 dB > 40 dB
Noise figure (NF) 10.54 dB 9.26 dB < 3 dB
Harmonic distortion (HD2) -47.9 dB -48.7 dB < -50 dB
Max input impedance (Zin) 5.6 kΩ 4.7 kΩ ≈ 0.5 - 5 kΩ
Physical size (Atot) 11 × 8 µm 15 × 10 µm < 100 × 100 µm
Power consumption 20.5 + 5.4 µW 16.0 + 8 µW Minimize
Power consumption was simulated using DC and transient RMS analysis, and dis-
tinguished between amplifier power and bias branch power. This decision was
made because bias voltage generated by the current mirror was always constant
and could in principle be shared by multiple amplifiers in an array. The necessary
current required for biasing could also be significantly reduced using M-factor
scaling, which was only performed in 40 nm here. Hence, it was more interesting
to measure power consumed by only the amplifier. DC and transient simulation
results were very equal, which made it possible to use only DC simulation as a
reliable result.
Physical size was measured on final layout shown in figures 3.2 and 3.3, and in-
cluded everything in these figures.
50
4.1 Frequency response
4.1 Frequency response
Bandwidth was simulated using both small-signal (ac) and periodic large-signal
frequency analysis (psswith pac), which gave approximately equal results. Since
the source model was only valid at fc, it was not possible to use the entire system
for bandwidth calculation, as vin would be incorrect for all other frequencies than
fc. Bandwidth calculation was therefore restricted to the amplifier itself, which
was independent of source impedance. Gain at fc was used as bandwidth refer-
ence point, and the transfer function vout/vin was used to find the -3 dB range
around this reference. Figure 4.1 compares small-signal transfer functions of 40
and 28 nm. Included in the figure are also plots of ideal transfer functions from
section 2.2.3 and appendix A using intended transistor properties from table 3.2
and 3.3.
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Figure 4.1: Source independent small-signal frequency transfer functions for both ampli-
fiers. Ideal plots are derived from ideal models in section 2.2.3 and appendix A.
With a valid source impedance at fc it was, possible to simulate gain at this fre-
quency. The gains presented in table 4.2 were therefore calculated from vout/vcmut,
and describes gain for the overall system. This was also performed using both
small-signal and large-signal AC-analysis. From these simulations, input impedance
was calculated using (2.8). Input impedance was evaluated for five different gain
settings and is shown in figure 4.2. How this varying Zin affected vin/vcmut and
vout/vin are shown in figure 4.3. Only 40 nm is shown in figure 4.3, as 40 and
28 nm behaved equally.
51
Chapter 4. Results
10000 11000 11100 11110 11111
−40
−30
−20
−10
Gain code, VC<1:5>
v i
n/
v c
m
ut
[d
B
]
vout/vin 40 nm
vout/vin 28 nm
0
2
4
6
Z
in
[k
Ω
]
Zin 40 nm
Zin 28 nm
Figure 4.2: Input loss (vin/vcmut) and input impedance simulated for different gain set-
tings at fc.
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Figure 4.3: Small-signal transfer functions for 40 nm with different gain settings.
4.2 Noise simulation
Output SNR was calculated using output signal level at fc and integrated noise
in the specified bandwidth of 5 MHz around fc, as stated in (2.10). Small-signal
AC analysis and small-signal noise analysis (noise) were used to find signal and
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noise values respectively. Noise analysis also was also able to extract a summary of
each transistor’s noise contribution to the final output noise. The most significant
noise sources, measured at fc, are shown in table 4.3.
Table 4.3: Summary of significant spot noise sources at fc. Noise types: R = resistive
noise, T = transistor thermal noise, F = transistor flicker noise
Device Type
V 2no(fc) [fV
2/Hz]
40 nm 28 nm
Vout V
+
out V
−
out Vout V
+
out V
−
out
Rcs R 6.2 1.9 1.3 14.3 3.8 3.3
QN31 F 0.4 0.1 0.1 3.2 0.9 0.7
QN31 T 10.4 3.1 2.1 24.3 6.5 5.5
QN1 F 0.3 1.6 0.5 0 24.6 29.4
QN1 T 0 1.8 0.6 0 5.5 6.6
QP1 F 1.6 0.9 0.1 1.3 0.9 0
QP1 T 18.0 10.2 1.5 14.0 9.4 1.3
QN2 F 5.6 0 5.4 16.4 0 16.3
QN2 T 6.0 0 5.8 25.8 0 25.8
QP2 F 0.6 0 0.6 0.6 0 0.6
QP2 T 5.4 0 5.3 7.1 0 7.0
P0 F 1.3 1.9 0.8 0.3 0.9 0.7
P0 T 11.6 17.5 7.5 6.0 9.2 8.0
Total 68.7 39.5 32.5 116.8 62.5 109.7
Figure 4.4 show output noise power for different rails as a function of frequency.
The ideal noise signal N+out +N
−
out was added as a comparison to Nout.
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Figure 4.4: Output noise power for all rails, including an ideal noise sum for reference.
According to (2.9), may noise factor be calculated by comparing output noise of a
noiseless amplifier to output noise of a noisy amplifier. This was done by perform-
ing the previously mentioned SNR calculations with and without amplifier noise.
Spectre has the ability to disable noise in specific components, which made it easy
to disable amplifier noise in the test bench.
4.3 Large-signal behavior
Harmonic balance (hb) is an efficient tool to simulate large-signal steady-state
behavior of a circuit. A specified number of harmonic components is fitted to the
circuit in order to obtain a steady-state solution, and hence is harmonic content
extracted automatically. This was used to simulate HD2 which, according to (2.6),
is given by first- and second-harmonic content. Harmonic balance was run with a
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single-tone input as specified in table 4.1. In order to make the simulation more
accurate were four harmonic frequencies extracted with an oversample rate of two.
Figure 4.5 show HD2 as Vcmut was swept over a reasonable range.
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Figure 4.5: HD2 simulated using harmonic balance for various values of Vcmut.
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Figure 4.6: Vout HD2 simulated using harmonic balance on both amplifiers for various
values of Vout.
4.4 Transient behavior
In order to simulate real world behavior, it was created a transient test using vary-
ing input amplitude and varying amplifier gain. This gave a visual impression of
how these amplifiers would behave during real operation. A received pulse was
modeled as
Vcmut(t) = V0e
− t
τ sin(2pifct) (4.1)
where V0 = 240 mV and τ = 20fc = 4 µs. This signal was an approximation to
a received ultrasound echo. Gain was increased every two microsecond by using
the five gain settings: 11111, 11110, 11100, 11000 and 10000. Transient runs
with and without variable gain in 28 nm is given in figure 4.7 and 4.8 respectively.
40 nm is not shown since it behaved equally.
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Figure 4.7: Transient run on 28 nm with variable gain.
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Figure 4.8: Transient run on 28 nm without variable gain.
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4.5 Monte Carlo variations
Variability of the two technologies was analyzed using monte carlo simulations.
Only mismatch variations were included in the analysis in order to evaluate biasing
robustness. Table 4.4 summarizes mean (µ) and standard deviation (σ) values for
the most important properties. The ratio σ/µ normalizes standard deviation in
terms of µ, which make it possible to compare variability on parameters featuring
different µ’s.
Table 4.4: Mean and standard deviation values from 200 monte carlo mismatch simula-
tions
Parameter
40 nm 28 nm
µ σ σµ [%] µ σ
σ
µ [%]
vout/vcmut [dB] 12.7 0.1 0.6 16.4 0.2 1.1
SNRout [dB] 40.7 0.1 0.1 39.1 0.0 0.1
HD2, Vout [dB] -47.9 2.2 -4.5 -48.7 0.7 -1.5
HD2, V +out [dB] -55.1 4.4 -8.0 -55.8 1.9 -3.5
HD2, V −out [dB] -42.4 0.3 -0.8 -44.2 0.3 -0.7
DC, V +out [mV] 576 20 3.4 581 5 0.8
DC, V −out [mV] 432 64 1.5 456 3 0.7
I+d [µA] 10.8 0.9 8.2 8.0 0.1 1.1
I−d [µA] 12.0 1.1 9.1 8.0 0.1 1.1
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This chapter sums up and discusses notable observations and experiences from the
previously described design phase and simulated results.
5.1 Technology differences
A gm/Id-based design approach proved to be an efficient and exact way of de-
signing transistors. It significantly reduced time spent on sizing transistor widths
and lengths, and also brought power consumption down to a minimum level. The
two amplifiers were designed slightly different as it was difficult to achieve low-
gm/Id loads in 40 nm. Actually, 40 nm bulk had an overall tendency to be less
manageable than 28 nm in terms of biasing. One evident observation was 40 nm
CG which conducted 10% less current than intended. This was caused by the lim-
ited supply voltage which did not give enough headroom for a sufficient Vds. CS
lacked the source resistor which stole approximately 0.15 V in CG, and hence had
more headroom which made biasing more accurate than in CG. This indicated that
40 nm transistors were driven close to their saturation limit and that supply voltage
may have been close to the practical limit for simple analog designs.
FD-SOI on the other hand, demonstrated excellent bias accuracy. 28 nm current
mirrors conducted the desired current in almost all configurations. Monte carlo
results showed minimum and maximum currents within ±3% from the desired
current. A standard deviation of 0.1 µA in FD-SOI current can be considered way
better than 1 µA which was demonstrated in 40 nm bulk. An extra 0.1 V supply
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voltage may have contributed to this, as it gave more voltage headroom. But the
process in itself was probably the most significant difference. As described in
section 2.3 was FD-SOI an attempt to avoid most unwanted nanoscale effects that
appears in bulk processes. Especially the homogeneous and ultra-thin body makes
the channel easily saturated. At least in terms of bias accuracy may it be safe
to conclude that FD-SOI actually is more accurate than bulk. This in turn led to
overall better variability on 28 nm for all simulated properties. Such results are a
good basis for robust designs.
Also in terms of other transistor properties such as gm, gm/gds and gm/Id, FD-
SOI seemed a more flexible technology than bulk. gm/Id could be pushed higher
for a given gm, leading to lower power consumption. It was easier to achieve high
gm/gds which directly affected gain. Especially achievable gm/gds is a property
that has been decreasing with smaller technology nodes, and it is therefore remark-
able to achieve better gm/gds in a smaller technology node. Most of these property
differences are probably due to better channel control in FD-SOI.
As mentioned in chapter 3, regular 40 nm transistors suffered from a significant
gate leakage. Gate conductance was estimated to approximately 30 nf/(µm)2
on 40 nm NMOS transistors during normal operation. Compared to 28 nm and
1.2V 40 nm transistors which were approximated to 15 pf/(µm)2, regular 40 nm
was 2000 times worse than these. This ratio applied to both NMOS and PMOS, and
may indicate that this 40 nm technology did not feature proper high-κ gate oxide
or that these oxides have been significantly improved since 40 nm was released.
5.2 Noise performance
As noise contributions in table 4.3 showed, CG-CS demonstrated topology ex-
cellent noise cancellation of noise from QN1 in both technologies. Significant
amounts of flicker and thermal noise from QN1 appeared on both rails and were
completely canceled after subtraction. This was consistent with results presented
in [44], even though that solution was not based on AC-coupling between the
stages. However, it may be interesting to point out that noise from QP1 was con-
structively subtracted the same way as input signal and input noise was. This
mechanism causedQP1 to contribute with more noise than it actually produced, as
explained in section 2.2.7. Fortunately, the coupling between QP1 and CS was not
as strong as between QN1 and CS due to the resistance in QN1. Noise contribution
fromQP1 at V −out was therefore only 10% of what it was at V
+
out. Nevertheless, this
emphasized the necessity of minimizing load noise. It was also observed that low-
gm loads in the 28 nm amplifier dominated total noise power less than high-gm
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loads in 40 nm. In 40 nm, PMOS noise represented 56% of total noise, compared
to only 25% in 28 nm. Because 40 nm was dominated by PMOS noise, figure 4.4
showed only small signs of cancellation in 40 nm compared to 28 nm, which was
dominated by NMOS noise. At fc, 28 nm Vout noise was approximately equal to
V −out, which indicated that almost all V
+
out noise was canceled.
For input noise sources, coupling to outputs was good, which made noise from
QN3x generate a fair amount of noise that was also constructively subtracted. Such
noise sources at the input of a LNA are usually considered bad practice as they de-
grade the signal independent of LNA gain and noise. In this case, 16 and 23%
(40 and 28 nm respectively) of total output noise was generated by this resis-
tance. But the chosen topology was completely dependent on its presence. In RF-
applications, this source resistance is usually replaced with an inductor which are
ideally noiseless and still feature high impedance at high frequencies. In CMOS is
this difficult to achieve at low frequencies, and can be considered almost impossi-
ble when the amplifier should be made as compact as the one proposed here.
Unfortunately, 28 nm suffered from large amounts of flicker noise at these fre-
quencies. At V +out, flicker noise from QN1 accounted for 40% of total noise power,
but was fortunately canceled by CG-CS. Noise sources in CS were however not
canceled in any way. Hence, CS required better noise performance than CG in
order to not dominate the final result. This was the reasonQN2 in 28 nm was made
eight times larger than its original size. Gate area of QN2 in 28 nm was 2.8 times
larger than in 40 nm, and its flicker noise still accounted for 14% of total noise. In
comparison, flicker noise from QN2 accounted for 8% of total noise in 40 nm. The
increased transistor width in 28 nm also contributed to higher thermal noise due to
higher gm. In total, QN2 became responsible for 36% of total output noise power
in 28 nm, compared to only 17% in 40 nm. It could also be observed from figure
4.4 that noise corner for flicker noise appeared near the desired frequency band in
both technologies.
A literature study was performed in order to locate any hints about flicker noise
in FD-SOI processes compared to bulk. Some papers pointed on the back gate
and isolated channel as an extra source for flicker-like noise, but no measurements
concluded that FD-SOI should be worse than bulk [46]. This may indicate that
noise models in 28 nm are a bit pessimistic, as it is a fairly new technology for
analog purposes.
Even though 28 nm made 70% more noise than 40 nm, extra gain in 28 nm re-
sulted in 1.28 dB better noise figure. Noise figures were albeit far from the desired
specification of 3 dB. Several issues contributed to this result. Figure 4.2 shows
how a combination of high source impedance and low input impedance resulted
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in a significant voltage loss from vcmut to vin. The chosen topology required an
input voltage in order to generate signal swing at CS, which was a voltage ampli-
fier. Such a signal loss made amplifier noise more prominent than CMUT noise
in final SNR and noise figure measurements. It was a decision to have approxi-
mately equal signal swing at both rails, and voltage loss was the consequence of
this choice when it had to be combined with low fairly low input impedance. An-
other strategy could have been to decrease input impedance in CG further, and let
the amplifier be a transimpedance amplifier which converts source current to an
output voltage. As stated in (2.16), input impedance could have been decreased by
increasing gm. This would have severely decreased V −out signal swing, but the rail
could still have been used for noise cancellation and been optimized for cancella-
tion instead of signal amplification.
Large noise sources like QN2 in 28 nm, PMOS loads in 40 nm and QN3x in gen-
eral also contributed to make noise figure additionally worse. BothQN2 and PMOS
load noise could probably be reduced by further amplifier tweaking. 28 nm demon-
strated that low-noise PMOS loads were possible, and 40 nm transistors featured
significantly less flicker noise than 28 nm. One possibility could be to swap NMOS
and PMOS transistors. This would increase input transistor sizes due to PMOS’
lower mobility, and probably reduce flicker noise due to increased area. NMOS
load transistors would also have to be larger than PMOS if same output resistance
should be maintained, as NMOS has higher mobility than PMOS.QN3x noise how-
ever, may be difficult to reduce without changing topology or mode of operation,
and cannot be replaced by an inductor either.
5.3 Frequency response
As the two amplifiers were designed using slightly different parameters, their fre-
quency responses became different as well. The main difference was output re-
sistance which became higher in 28 nm than 40 nm. A higher output resistance
with equal transconductance led to higher low frequency gain, but also lower cut-
off frequency, as stated in (2.13) and (2.34). As the frequency sweep continued far
beyond cutoff frequency, the response was only dependent on gm and CL. This
was clearly demonstrated in figure 4.1 where 28 nm got higher maximum vout/vin
than 40 nm, but from 30 MHz and beyond the difference was negligible. A dis-
advantage with this 28 nm response was that 5 MHz ended up far into the roll-off
region, which resulted in poorer gain flatness and bandwidth. Despite this little
drawback, both amplifiers achieved sufficient bandwidth according to the specifi-
cation. 40 nm had sufficient gain even beyond 10 MHz which is used for harmonic
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imaging.
Another distinctive feature of these frequency responses was the high-pass charac-
teristic at lower frequencies. Lower cutoff frequency was decided to appear around
100 kHz, andRf , Cac/dc and gain was dimensioned according to this using (2.25),
(2.21) and (2.34). Simulations seemed to match well with these calculations. The
ideal model plotted together with simulated results did also match very well, even
though it was only based on simplified linear models described in section 2.2.5. A
small deviation was found at 40 nm, which probably came from an inaccurate bias
point. 40 nm achieved a little higher ro than projected due to lower bias current,
hence achieving a little higher low frequency gain than the ideal response. Another
mechanism that could lead to differences is body effect which was not modeled in
the ideal case, and has a tendency to increase gain in common-gate stages. CG was
subject to body effect due to its non-zero source voltage. FD-SOI is less affected
by non-zero source voltages due to its isolated channel. Extra gain in 28 nm made
it necessary to make 28 nm coupling capacitors larger than 40 nm due to the Miller
effect. This resulted in extra area consumption in 28 nm.
From figure 4.1 it also seemed clear that these amplifiers had no parasitic poles
anywhere near the dominant pole created by rout and CL. This indicated very
small parasitics in both transistors and routing, and was further confirmed by the
good match with ideal models. Small parasitics was one of the goals during layout
creation and these results may indicate that this goal was achieved. Unity-gain fre-
quency of 120 MHz at each rail was also consistent with theoretical assumptions,
and matched the designed gm and CL.
5.4 Linearity
Even though the chosen topology boasted good opportunities for second harmonic
cancellation, this mechanism seemed absent in HD2 results. HD2 on V +out became
11 to 13 dB better than on V −out. Final Vout was obviously limited by V
−
out distor-
tion, and got only 5-6 dB better than that rail. 5-6 dB improvement was primarily
a result of doubled output amplitude from differential signaling. More distortion
at V −out than V
+
out was expected since V
−
out received some distortion from V
+
out in
addition to its own distortion. As stated in section 2.2.7, this common distortion
was supposed to be canceled if it originated from QN1. It turned out that a signif-
icant amount of this distortion originated from QP1 instead. As proved in section
2.2.7, noise and distortion from QP1 are summed when subtracted, and hence not
canceled. This was confirmed by replacing QP1 with an ideal load, which resulted
in better Vout HD2 than both V +out and V
−
out, even though V
−
out was still 10 dB
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worse than V +out. This result indicated that more effort should have been put in
minimizing load distortion.
Gain and voltage swing in the two stages was designed to be approximately equal
in order to generate equal amounts of harmonic distortion. Since even harmon-
ics always have similar signs due to squaring, as described in section 2.2.1, it
was expected to observe some cancellation from this mechanism as well. This
mechanism was difficult to distinguish from CG-CS-cancellation, but the excellent
cancellation when using an ideal CG-load may indicate that also this mechanism
contributed.
Figure 4.6 showed a constant HD2 difference between 40 and 28 nm when mea-
sured at equal output levels, with 28 nm having 2 dB less distortion. According to
theory, low-gm/Id loads would have higher overdrive and hence higher saturation
voltage, Vd,sat, than high-gm/Id loads. 40 nm loads was implemented with higher
gm/Id than 28 nm which, in principle, would make 40 nm better suited as high-
linearity loads. When we assumed that both amplifiers were limited by distortion
from PMOS loads and still observe that 40 nm get 2 dB worse distortion, this
correlate poorly with theoretical assumptions. An explanation may be that 28 nm
demonstrated overall better bias and saturation properties than 40 nm, which make
it difficult to use gm/Id as a direct comparison. Lower supply voltage may also
play a role.
Despite the lack of cancellation, it was still achieved good harmonic distortion
levels combined with an acceptable SNR. By improving CG load distortion could
this result be made even better.
5.5 Energy efficiency
Both amplifiers achieved lower power consumption than any known IVUS LNA
attempts, but as described in section 2.4, energy efficiency must be considered
in order to make a fair comparison. Table 5.1 compares energy efficiency for
amplifiers designed here with previous work in [20]. The functionality of these
three amplifiers was approximately equal, which made it possible to compare them
without any modifications. FOM and FOMLNA were calculated using (2.52) and
(2.55). Dynamic range in (2.55) was calculated by combining output SNR and
HD2 according to (5.1).
DR2 =
1
1
SNR + HD2
(5.1)
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Table 5.1: Energy efficiency for three different amplifiers
[This work] [20]
Lithography 40 nm 28 nm 65 nm
Power consumption [µW] 20.5 16.0 67.2
Bandwidth [MHz] 12.7 8.3 11.3
Area [(µm)2] 88 150 375
Noise figure [dB] 10.54 9.26 2.98
HD2 [dB] -47.9 -48.7 -56.6
Dynamic range [dB] 39.9 38.6 50.4
FOM [aJ] 163.8 261.4 67.2
FOMLNA [fJ·(µm)2] 26.0 32.9 9.7
Even though both power consumption and area was better at 40 and 28 nm, 65 nm
achieved better FOM’s due to noise and linearity performance. There were some
indications of bad robustness in [20], which may imply that performance of the
65 nm amplifier could be difficult to reach in practice. Nevertheless, both FOM
and FOMLNA showed worse numbers as process technology was shrunk. This
may be an indicator of what can be expected from nanoscale analog circuits. Sub-
micron technologies have speed advantages compared to older technologies, but in
medium frequency applications like this project may the advantages not be quite
as clear. Even though FD-SOI demonstrated excellent robustness and flexibility, it
still ended up last in the efficiency race.
Maximum current efficiency was ensured through gm/Id optimization, and this
contributed to the low power consumption achieved. This current efficiency op-
timization ensured that the amplifier got minimum current consumption for the
given combination of gm, gm/gds and Vds. If a lower current consumption should
be achieved, this would require e.g. lower gm. However, current efficiency did
not directly take noise performance into consideration. gm values were chosen
with noise in mind. As stated in (2.50), input referred flicker noise is independent
of gm, so there might be more efficient optimization approaches for these flicker
noise limited amplifiers.
5.6 Variable gain
The variable gain strategy with variable input impedance worked well, as depicted
in figure 4.3. vin/vcmut was modified byRS in reasonable steps, and vout/vin was
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left completely unaffected. Distortion analysis performed with transistor-resistors
and ideal resistors as source resistances showed very little difference in distortion.
This made this solution both simple and area efficient. As gain control signals
were implemented as simple digital signals can these gain control signals be made
common for the entire chip. An additional feature is that the entire CG stage
could be disabled by tying all gain signals to ground. This could become useful
if it is desired to test performance with high input impedance and a pure voltage
amplifier.
Figure 4.7 and 4.8 demonstrated the necessity of variable gain pretty clear. With-
out variable gain, both rails were severely limited by supply voltage, and the signal
was heavily distorted due to this. With variable gain, a decent amplitude was main-
tained during the entire run. Variable gain was implemented as coarse gain steps,
which introduced switching transients at each gain transition. Such transients also
introduce distortion in the signal, but with the switching frequency as fundamental
tone. With much lower switching frequency than fc, only negligible amounts of
distortion would appear in the signal band.
5.7 Feedback biasing
All results indicated that the implemented feedback biasing was a viable solution
which was both robust and energy efficient. One drawback was the necessary
coupling capacitors which together, according to figure 3.2 and 3.3, consumed
25 and 47% of total amplifier area for 40 and 28 nm respectively. These could
have been reduced by increasing Rf or increasing lower cutoff frequency. Rf
was already very high compared to other resistances in the circuit, and it was not
desirable to let it get higher due to e.g. gate resistance. Lower cutoff frequency
could have been increased, but this would have reduced low-frequency cancellation
between CG and CS.
Using subthreshold diodes as feedback resistances also proved to be a clever choice.
Linear resistors with such resistance would have become huge compared to the
achieved amplifier sizes and also introduced significant parasitics. One pitfall was
that all simulations except transient analysis only required a diode from drain to
gate in order to complete with good performance. However, transient analysis re-
vealed that also a diode from gate to drain was required in order to handle large
switching transients. This emphasizes the point of always verifying performance
using several tests and at least one test that is not based on steady-state simulation.
Due to fairly small output amplitudes of 30-40 mV per rail, there were no signs of
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distortion from feedback diodes. A large signal simulation with ideal 1.4 GΩ resis-
tors instead of diodes showed no distortion differences between the two solutions,
mainly due to other distortion sources. This indicates that diodes could easily be
used for higher output amplitudes. At least 100-200 mV amplitude should be pos-
sible with threshold voltages of 400-500 mV.
5.8 Matching
As already discussed, FD-SOI matching was excellent during monte carlo varia-
tions, and also 40 nm bulk demonstrated reasonable values. One exception was
HD2 of V +out which got a σ of 4.4 dB in 40 nm. An interval of ±3σ contains
99.7% of all circuits and may be considered a rule of thumb within reliability.
When looking at 3σ variations of V +out, this would result in an interval of -41.8 to
-68.2 dB. The worst limit was equal to V −out average, which may indicate that low
V +out distortion was more of a lucky coincidence. V
−
out, for its part, got a σ of 0.3
dB, which implied a maximum deviation of ±1 dB. The same pattern was recog-
nized in FD-SOI, but with smaller variations. All this indicate that HD2 of V +out
may be worse than what average suggests, and that distortion in the two rails could
end up approximately equal. Significant variations in V +out also implied significant
variations in Vout, although not as large as in V +out. Worst case performance of Vout
in 40 nm was estimated to −41.3 dB, which would make distortion contributions
approximately equal to noise contributions at 40.7 dB.
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Conclusion
This thesis has described design of two nanoscale low noise amplifiers for intravas-
cular ultrasound imaging. They were based on a common-gate-common-source
topology and implemented in 40 nm bulk CMOS and 28 nm FD-SOI. Through the
use of gm/Id-based energy efficiency optimization, a low power consumption of
20.5 and 16.0 µW was achieved. These amplifiers were designed for sensing sig-
nal from capacitive micromachined transducers at 5 MHz with 100% bandwidth,
which resulted in a noise figure of 10.5 and 9.3 dB. Even though noise figure was
not impressive, SNRs of 40.7 and 39.1 dB was achieved with second harmonic dis-
tortion of -47.9 and -48.7 dB. Both amplifiers included variable gain, which was
implemented using switched triode transistors. Everything was fitted into a tiny
area of 88 and 150 (µm)2. Feedback bias was used to bias both amplifier stages,
which resulted in excellent robustness and a simple design. Such compact bias-
ing would not have been possible without the combination of moscap capacitors
and subthreshold diode resistors. The chosen topology proved to be a reasonable
choice that fulfilled most specifications, e.g. single-to-differential signal conver-
sion and low input impedance.
The investigated technologies featured both benefits and drawbacks. 28 nm FD-
SOI demonstrated excellent variability and flexibility which resulted in really ro-
bust performance. It did however suffer from large amounts of flicker noise, which
affected its noise performance. 40 nm bulk was less accurate and manageable,
which limited the design freedom. These properties affected performance for both
technologies, but it should probably be possible to avoid most issues by further
transistor tweaking. Small process parasitics made it possible to accurately model
small-signal performance using ideal small-signal models.
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6.1 Future work
Despite decent overall performance several sub-optimal areas were revealed in
the discussion. Most of them were related to noise and distortion, as indicated
by the FOM summary where an earlier work proved to be more efficient. An
investigation of how to extract more signal from the transducer without increasing
input impedance would probably be an efficient way of increasing noise figure.
This could for instance entail a transition to pure transimpedance operation. The
most significant noise and distortion sources were also identified in the discussion,
and further tweaking on these transistors would be necessary in order to reduce
noise and distortion. Especially distortion in the common-gate load, QP1, should
be investigated further as it prevented valuable distortion cancellation. Distortion
effectively limits output swing, which is a sparse resource in modern technologies
with low supply voltage. It may also be useful to investigate a swap of NMOS
and PMOS transistors for noise reasons, even though this will probably increase
amplifier size.
Even though a functional circuit was extracted from layout, these layouts were not
ready for direct tape-out. Several production-specific DRC rules such as dummy
fillings, dummy layers, ESD protection and guard were ignored during layout de-
sign since they usually have little impact on performance. These devices and layers
should be implemented according to manufacturing rules before the circuit could
be sent to production. In the case of final production could results also be verified
through measurements, which are more credible than only simulation.
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Appendix A
Additional analytic expressions
A.1 Feedback biased common-source amplifier
A test voltage, vin, is applied to vin in the small-signal model in figure 2.12b. This
gives the following expressions.
vout = −vin CacroRL (gmRf − 1) s
Cac [(Rf +RL)ro +RfRL] s+ (gmro + 1)RL + ro
(A.1)
vg = vin
Cac [(Rf +RL)ro +RfRL] s
Cac [(Rf +RL)ro +RfRL] s+ (gmro + 1)RL + ro
(A.2)
Av =
vin
vout
= − CacroRL (gmRf − 1) s
Cac [(Rf +RL)ro +RfRL] s+ (gmro + 1)RL + ro
(A.3)
iin =
vin − vg
1/(sCac)
= vin
Cac ([gmro + 1]RL + ro) s
Cac [(Rf +RL)ro +RfRL] s+ (gmro + 1)RL + ro
(A.4)
rin =
vin
iin
=
Cac [(Rf +RL)ro +RfRL] s+ (gmro + 1)RL + ro
Cac ([gmro + 1]RL + ro) s
(A.5)
A.2 Feedback biased common-gate amplifier
A test current, iin, is applied to vin in the small-signal model in figure 2.13b. This
gives the following expressions.
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vin = iin
[Cdc((Rf +RL)ro +RfRL)s+ (gmro + 1)RL + ro]RS
Cdc [(Rf +RL){ro + (gmro + 1)RS}+RfRL] s+ (gmro + 1)(RL +RS) + ro
(A.6)
vout = iin
(CdcRfs+ 1) (gmro + 1)RLRS
Cdc [(Rf +RL){ro + (gmro + 1)RS}+RfRL] s+ (gmro + 1)(RL +RS) + ro
(A.7)
vg = iin
(gmro + 1)RLRS
Cdc [(Rf +RL){ro + (gmro + 1)RS}+RfRL] s+ (gmro + 1)(RL +RS) + ro
(A.8)
Av =
vout
vin
=
CdcRfRL(gmro + 1)s+ (gmro + 1)RL
Cdc((Rf +RL)ro +RfRL)s+ (gmro + 1)RL + ro
(A.9)
rin =
[Cdc((Rf +RL)ro +RfRL)s+ (gmro + 1)RL + ro]RS
Cdc [(Rf +RL){ro + (gmro + 1)RS}+RfRL] s+ (gmro + 1)(RL +RS) + ro
(A.10)
A.3 Feedback biased common-gate-common-source am-
plifier
A complete small-signal model of the common-gate-common-source topology.
Loaded with CL at both rails.
vout
vin
= RL
g(s)
h(s)
(A.11)
g(s) = RL + ro + ro
2gm +RLro
2gm
2 + 2RLrogm − Cacro2s+ CLRLros
+ CacRLRf2s+ CdcRLRf1s+ CacRf2ros+ CdcRf1ros+ CLRLro
2gms
+ 2CacRf2ro
2gms+ CdcRf1ro
2gms− CLCacRLro2s2
− CacCdcRLro2s2 − CacCdcRf1ro2s2 + CacRLRf2ro2gm2s
+ CdcRLRf1ro
2gm
2s+ 2CacRLRf2rogms+ 2CdcRLRf1rogms
+ CLCacRLRf2ros
2 + CLCdcRLRf1ros
2 + CacCdcRLRf1Rf2s
2
+ CacCdcRf1Rf2ros
2 − CLCacCdcRLRf1ro2s3
+ 2CLCacRLRf2ro
2gms
2 + CLCdcRLRf1ro
2gms
2
+ CacCdcRLRf1ro
2gms
2 + CacCdcRLRf2ro
2gms
2
+ 2CacCdcRf1Rf2ro
2gms
2 + CLCacCdcRLRf1Rf2ros
3
+ 2CacCdcRLRf1Rf2rogms
2 + 2CLCacCdcRLRf1Rf2ro
2gms
3 (A.12)
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h(s) = 2RLro +RL
2 + ro
2 +RL
2ro
2gm
2 + 2RLro
2gm
+ 2RL
2rogm + 2CLRLro
2s+ 2CLRL
2ros+ CacRL
2Rf2s
+ CdcRL
2Rf1s+ CacRLro
2s+ CacRL
2ros+ CdcRLro
2s
+ CdcRL
2ros+ CacRf2ro
2s+ CdcRf1ro
2s+ CL
2RL
2ro
2s2
+ 2CacRLRf2ros+ 2CdcRLRf1ros+ CLCacRL
2ro
2s2
+ CLCdcRL
2ro
2s2 + CacCdcRL
2ro
2s2 + 2CLRL
2ro
2gms
+ CacRL
2ro
2gms+ CdcRL
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2
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2
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2
+ CacCdcRf1Rf2ro
2s2 + CL
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2s3
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2CdcRL
2Rf1ro
2s3 + CacRLRf2ro
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+ CacRL
2Rf2rogms+ CdcRLRf1ro
2gms+ CdcRL
2Rf1rogms
+ 2CacCdcRLRf1Rf2ros
2 + CLCacCdcRL
2Rf1ro
2s3
+ CLCacCdcRL
2Rf2ro
2s3 + CLCacRL
2Rf2ro
2gms
2
+ CLCdcRL
2Rf1ro
2gms
2 + CL
2CacCdcRL
2Rf1Rf2ro
2s4
+ 2CLCacCdcRLRf1Rf2ro
2s3 + 2CLCacCdcRL
2Rf1Rf2ros
3(A.13)
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Appendix B
Calculations
B.1 Input SNR
Given the CMUT model from figure 2.4a, we add a noiseless input resistance Rin
termination to find input noise, V 2ni.
+
−Vcmut
Rs
Cm
Vin
Rin
I2n
(a) Full
+
−Vcmut
Rs
Zeq
Vin
I2n
(b) Simple
Figure B.1: CMUT equivalents for noise calculation
Rs = 20 kΩ, Cm = 2.76 pF. Using an approximate input impedance ,Rin, of 5 kΩ,
fc = 5 MHz, fmin 2.5-MHz and fmax = 7.5 MHz.
I2n(f) =
4kT
Rs
(B.1)
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Zeq(f) =
(
1
Rin
+ j2pifC
)−1
(B.2)
v2ni(f) = I
2
n(f)
(
RsZeq(f)
Rs + Zeq(f)
)2
(B.3)
v2ni =
∫ fmax
fmin
v2ni(fc)df (B.4)
= 4kT
RsR
2
in (fmax − fmin)
(j2pifminCmRinRs +Rin +Rs) (j2pifmaxCmRinRs +Rin +Rs)
= 57.9 pV2
vin = vcmut
Zeq(fc)
Rs + Zeq(fc)
= 0.1890 · vcmut (B.5)
SNR =
v2in
v2ni
= 6.164 · 108 · v2cmut (B.6)
SNR can also be approximated by assuming a flat transfer function around fc, with
a bandwidth of ∆f = 5 MHz:
v2ni =
∫
∆f
v2ni(fc)df (B.7)
= I2n(fc)
(
RsZeq(fc)
Rs + Zeq(fc)
)2
∆f
SNRapprox =
v2in
v2ni
=
v2cmut
(
Zeq(fc)
Rs+Zeq(fc)
)2
4kT
Rs
(
RsZeq(fc)
Rs+Zeq(fc)
)2
∆f
=
v2cmut
4kTRs∆f
(B.8)
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Appendix C
Test bench
Table C.1: Component values for CMUT model in figure 2.4b.
Component Value
Rcs 20 kΩ
Cm 2.76 pF
83
Figure
C
.1:
A
m
plifiertestbench
schem
atic.
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Appendix D
Additional simulation plots
D.1 Input referred noise
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Figure D.1: Simulated Nin,eq for 40 nm and 28 nm technology. Post-layout.
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Figure D.2: Simulated Nin,eq for 40 nm technology with and without amplifier noise.
Post-layout.
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Figure D.3: Simulated Nin,eq for 28 nm technology with and without amplifier noise.
Post-layout.
86
D.2 Small-signal frequency response
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Figure D.4: Simulated small-signal output and input signals in 40 nm with vcmut =
15.4 mV. Post-layout.
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Figure D.5: Simulated small-signal output and input signals in 28 nm with vcmut = 12 mV.
Post-layout.
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Figure D.6: Signal loss from vcmut to vin for different gain settings in 40 nm. Post-layout.
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Figure D.7: Signal loss from vcmut to vin for different gain settings in 28 nm. Post-layout.
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